

70 SERIES MEMORY MAP OPERATION AND SERVICE MANUAL

98A 9905 103

FEBRUARY 1978

The statements in this publication are not intended to create any warranty, express or implied. Equipment specifications and performance characteristics stated herein may be changed at any time without notice. Address comments regarding this document to Sperry Univac, Mini-Computer Operations, Publications Department, 2722 Michelson Drive, P.O. Box C-19504, Irvine, California, 92713.

© 1978 SPERRY RAND CORPORATION

Sperry Univac is a division of Sperry Rand Corporation

Printed in U.S.A.

CHANGE RECORD

| Page Number | Issu e Dat e | Change Description |
|----------------|-------------------------------|-------------------------------------|
| v through | July 1977 | references to old section 7 deleted |
| section | July 197 | deleted |
| Various | 1/78 | Deleted all references to Varian. |
| | | |
| 70 m | 4 4 5 7 | |
| | | |
| | | |
| | | |
| | | |
| | | |

Change Procedure:

When changes occur to this manual, updated pages are issued to replace the obsolete pages. On each updated page, a vertical line is drawn in the margin to flag each change and a letter is added to the page number. When the manual is revised and completely reprinted, the vertical line and page-number letter are removed.

LIST OF EFFECTIVE PAGES

| gazertális en englese portreguental barecinas veg vilas en copo a valencia del describir del adescri | LIST OF EFFECTIVE PAGES | | | | |
|--|-------------------------|-----------------------|---------------------------------------|--|--|
| Page Nur | mb er | | Change in Effect | | |
| v through section 7 | vi.i.i | references deleted | to old section 7 deleted and find the | | |
| A11 | in a large | Complete | revision | | |
| | | | | | |
| | | | | | |
| 1 de | | | | | |
| | | · · | | | |
| | • | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| . | • | | | | |
| | | | | | |
| | | , | | | |
| | | | | | |
| | | | | | |
| | | | | | |

94.40731-0008

TABLE OF CONTENTS

SECTION 1 MARK AND ADDRESS GENERAL DESCRIPTION AND ADDRESS OF THE PARTY OF THE PARTY

SECTION 2 INSTALLATION CONTROL OF THE STATE OF

2.3 DISCRETIONARY WIRING 2.1

| 2.4 INTERCONNECTION | . 2-2 |
|--|-------|
| 2.5 CONFIGURATIONS | 2-2 |
| 2.5.1 Normal Configuration | 2.2 |
| 2.5.2 WCS Supported Configuration A | 2.2 |
| 2.5.3 WCS Supported Configuration B | 2.3 |
| 2.5.4 System Memory Lockout Configuration | 2.3 |
| 2.5.5 Dual Memory Map Configuration | 2.3 |
| | |
| SECTION 3 | |
| Charles to the Control of the Contro | |
| | |
| | |
| 3.1 I/O INSTRUCTIONS | 3-1 |
| 3.2 OPERATING MODES | |
| 3.2.1 Inactive Mode | |
| 3.2.2 Executive Mode | |
| 3.2.3 User Mode | |
| 3.3 MAPPING | 3.3 |
| 3.4 OPERATING SEQUENCES | |
| 3.4.1 Memory-Map Loading and Read-Back | |
| 3.4.2 Programmed I/O Read-Back | |
| 3.4.3 Executive Mode to Inactive Mode | 3-6 |
| 3.4.4 Inactive Mode to Executive Mode | 3.6 |
| 3.4.5 Executive Mode to User Mode | 3-6 |
| 3.4.6 User Mode to Executive Mode | 3-6 |
| 3.5 ACCESS-CONTROL MODES | |
| 3.6 MEMORY PROTECTION | |
| 3.6.1 Halt Errors | 3.8 |
| 3.6.2 1/O Errors | 3-8 |
| 3.6.3 Writing Errors | 3.8 |
| 3.6.4 Jump Errors | 3.9 |
| 3.6.5 Unassigned Errors | 3.9 |
| 3.6.6 Instruction-Fetch Errors | |
| 3.6.7 I/O Data-Transfer Errors | 3.9 |
| \cdot | |

SECTION 4 THEORY OF OPERATION

| 4.1 GENERAL | 4-1 |
|--|--|
| 4.2 SYSTEM DESCRIPTION | |
| 4.3 FUNCTIONAL CIRCUITS | 4-1 |
| 4.3.1 Key Mastiplexor 1.1.2 Master Ma | 4-5 |
| 4.3.2 RAM Address Multiplexor | 4.5 |
| 4.3.3 Drivers and Row-Selection Decoder | |
| 4.3.4 RAM Array | 4.6 |
| 4.3.5 I/O-Bus Data Multiplexor | 46 |
| 4.3.6 I/O-Bus Drivers and Receivers | 4-7 |
| 4.3.7 Word-Transfer Counter | 4-8 |
| 4.38 Key and 64K-Mode Registers | |
| 4.3.9 Executive-State Register | 4.9 |
| 4.3.10 Map Address Counter | 4.9 |
| 4.3.11 Input-Data Selection Register | 4.9 |
| 4.3.12 DMA I/O Register | |
| 4.3.13 DMA Mismory-Address Counter | 4-9 |
| 4.3.14 I/O-Erroy Key Register | 4-10 |
| 4.3.15 Instruction Address Register | |
| 4.3.16 Unsestigned Address Register | 4-10 |
| 4.3.17 Swapping Control | |
| 4.3.18 Access Control Attached Theorem | 4-10 |
| 4.3.19 Michigay Address Drivers and Receivers. | 4-11 |
| 4.3.20 Activs/Inactive Register | 4-11 |
| 4.3.21 User/Executive Mode Register | 4-11 |
| 4.3.22 Bypres Drivers | 4-11 |
| 4.3.23 Memory-Data Circuits | |
| 4.3.24 Address Detection and Function Control | 4 12 |
| 4.3.25 Memory Control | 4-13 |
| 4.3.26 DMA Control | |
| 4.3.27 Mode Switching Control | |
| 4.3.28 Interrupt Control | 4-14 |
| 4.4 MEMORY MAP TIMING | 4-15 |
| | |
| | |
| SECTION 5 | |
| | |
| MAINTENANCE | Para de la companya della companya della companya della companya de la companya della companya d |
| | |
| 5.1 TEST EQUIPMENT | 5-1 |
| 5.2 CIRCUIT BOARD REPAIR | 5-1 |
| 5.3 CIRCUIT-COMPONENT IDENTIFICATION | |

SECTION 6 MNEMONICS

LIST OF ILLUSTRATIONS A RESEARCH ME

| Figure 1-1. Memory-Map Address Formation | 1.2 | | |
|--|--|--|--|
| Figure 2-1. Memory Map Board. | 2-1 | | - |
| Figure 2-2. Memory Map Interconnection | | | |
| Figure 3-1. Data-Word Formats For Output-Data Transfers | | | |
| Figure 3-2. Data-Word Formats For Input-Data Transfers | | | |
| Figure 3-3. Data-Word Format For Memory-Map Loading and A. A. T. | | | |
| Read-Back Operations | 3.6 | | |
| Figure 3-4. User Mode to Execute Mode Flow Chart | | : | |
| Figure 4-1. Memory-Map System Block Diagram | | - | .: : |
| Figure 4-2. Key Multiplexor Block Diagram | 4-3 /4-4 | | |
| Figure 4-3. Memory Map Functional Block Diagram | 4.5 | | , , A c |
| Figure 4-4. Layout of RAM Array 11 11 11 11 11 11 11 11 11 11 11 11 11 | | | 1.34 |
| Figure 4-5. RAM Array Block Diagram | | | 7 |
| Figure 4-6. I/O-Bus Data Multiplexor: Management Application of the Property o | | | |
| Figure 4-7. I/O Bus Drivers | 4.8 | | |
| Figure 4-8. Executive-State Register Block Diagram | 4.9 | | |
| Figure 4-9. DMA I/O Register | 4.9 | | |
| Figure 4-10. Memory-Data Paths Between Processor and | | | |
| Expansion Memories | 4.11 | | 4 |
| | | | |
| Figure 4-11. Data Flow for Map Loading Operation | | en e | |
| Figure 4-12. Data Flow for Map Read-Back Operation | 4·13 4·14 | The second second | |
| | 4·13 4·14 | | |
| Figure 4-12. Data Flow for Map Read-Back Operation | 4·13 4·14 4·15 | | |
| Figure 4-12. Data Flow for Map Read-Back Operation Figure 4-13. Programmed I/O Data Transfer Figure 4-14. Memory-Map Loading via High-Speed DMA Figure 4-15. Memory-Map Read-Back via High-Speed DMA | 4·13 4·14 4·15 4·16 4·17 | | |
| Figure 4-12. Data Flow for Map Read-Back Operation Figure 4-13. Programmed I/O Data Transfer Figure 4-14. Memory-Map Loading via High-Speed DMA | 4·13 4·14 4·15 4·16 4·17 | | |
| Figure 4-12. Data Flow for Map Read-Back Operation Figure 4-13. Programmed I/O Data Transfer Figure 4-14. Memory-Map Loading via High-Speed DMA Figure 4-15. Memory-Map Read-Back via High-Speed DMA Figure 4-16. Memory Map Loading/Read-Back Termination Figure 4-17. Memory Mapping | 4 13 4 14 4 15 4 16 4 17 4 18 4 19 | | |
| Figure 4-12. Data Flow for Map Read-Back Operation Figure 4-13. Programmed I/O Data Transfer Figure 4-14. Memory-Map Loading via High-Speed DMA Figure 4-15. Memory-Map Read-Back via High-Speed DMA Figure 4-16. Memory Map Loading/Read-Back Termination | 4 13 4 14 4 15 4 16 4 17 4 18 4 19 | | |
| Figure 4-12. Data Flow for Map Read-Back Operation Figure 4-13. Programmed I/O Data Transfer Figure 4-14. Memory-Map Loading via High-Speed DMA Figure 4-15. Memory-Map Read-Back via High-Speed DMA Figure 4-16. Memory Map Loading/Read-Back Termination Figure 4-17. Memory Mapping | 4·13 4·14 4·15 4·16 4·17 4·18 4·19 4·20 | | |
| Figure 4-12. Data Flow for Map Read-Back Operation Figure 4-13. Programmed I/O Data Transfer. Figure 4-14. Memory-Map Loading via High-Speed DMA. Figure 4-15. Memory-Map Read-Back via High-Speed DMA. Figure 4-16. Memory Map Loading/Read-Back Termination. Figure 4-17. Memory Mapping Figure 4-18. I/O and Halt Error Detection. Figure 4-19. Jump-Error Detection. Figure 4-20. Unassigned and Writing Error Detection. | 4·13 4·14 4·15 4·16 4·17 4·18 4·19 4·20 4·20 4·21 | | |
| Figure 4-12. Data Flow for Map Read-Back Operation Figure 4-13. Programmed I/O Data Transfer Figure 4-14. Memory-Map Loading via High-Speed DMA Figure 4-15. Memory-Map Read-Back via High-Speed DMA Figure 4-16. Memory Map Loading/Read-Back Termination Figure 4-17. Memory Mapping Figure 4-18. I/O and Halt Error Detection Figure 4-19. Jump-Error Detection Figure 4-20. Unassigned and Writing Error Detection Figure 4-21. Instruction-Fetch Error Detection | 4·13 4·14 4·15 4·16 4·17 4·18 4·19 4·20 4·20 4·21 | | |
| Figure 4-12. Data Flow for Map Read-Back Operation Figure 4-13. Programmed I/O Data Transfer Figure 4-14. Memory-Map Loading via High-Speed DMA. Figure 4-15. Memory-Map Read-Back via High-Speed DMA. Figure 4-16. Memory Map Loading/Read-Back Termination Figure 4-17. Memory Mapping Figure 4-18. I/O and Halt Error Detection Figure 4-19. Jump-Error Detection Figure 4-20. Unassigned and Writing Error Detection Figure 4-21. Instruction-Fetch Error Detection Figure 4-22. I/O Data-Transfer Error Detection | 4 13 4 14 4 15 4 16 4 17 4 18 4 19 4 20 4 20 4 21 4 21 | 4 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | |
| Figure 4-12. Data Flow for Map Read-Back Operation Figure 4-13. Programmed I/O Data Transfer Figure 4-14. Memory-Map Loading via High-Speed DMA Figure 4-15. Memory-Map Read-Back via High-Speed DMA Figure 4-16. Memory Map Loading/Read-Back Termination Figure 4-17. Memory Mapping Figure 4-18. I/O and Halt Error Detection Figure 4-19. Jump-Error Detection Figure 4-20. Unassigned and Writing Error Detection Figure 4-21. Instruction-Fetch Error Detection | 4 13 4 14 4 15 4 16 4 17 4 18 4 19 4 20 4 20 4 21 4 21 | 4 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 |
| Figure 4-12. Data Flow for Map Read-Back Operation Figure 4-13. Programmed I/O Data Transfer Figure 4-14. Memory-Map Loading via High-Speed DMA. Figure 4-15. Memory-Map Read-Back via High-Speed DMA. Figure 4-16. Memory Map Loading/Read-Back Termination Figure 4-17. Memory Mapping Figure 4-18. I/O and Halt Error Detection Figure 4-19. Jump-Error Detection Figure 4-20. Unassigned and Writing Error Detection Figure 4-21. Instruction-Fetch Error Detection Figure 4-22. I/O Data-Transfer Error Detection | 4 13 4 14 4 15 4 16 4 17 4 18 4 19 4 20 4 20 4 21 4 21 4 22 4 22 | | 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 |
| Figure 4-12. Data Flow for Map Read-Back Operation Figure 4-13. Programmed I/O Data Transfer. Figure 4-14. Memory-Map Loading via High-Speed DMA Figure 4-15. Memory-Map Read-Back via High-Speed DMA Figure 4-16. Memory Map Loading/Read-Back Termination Figure 4-17. Memory Mapping. Figure 4-18. I/O and Halt Error Detection. Figure 4-19. Jump-Error Detection Figure 4-20. Unassigned and Writing Error Detection. Figure 4-21. Instruction-Fetch Error Detection Figure 4-22. I/O Data-Transfer Error Detection Figure 4-23. Memory Protection Interrupt. Figure 4-24. Executive-Mode to Inactive-Mode Switching. Figure 4-25. Inactive-Mode to Executive-Mode Switching. | 4 13 4 14 4 15 4 16 4 17 4 18 4 19 4 20 4 20 4 21 4 21 4 22 4 22 4 23 4 23 | | |
| Figure 4-12. Data Flow for Map Read-Back Operation Figure 4-13. Programmed I/O Data Transfer. Figure 4-14. Memory-Map Loading via High-Speed DMA Figure 4-15. Memory-Map Read-Back via High-Speed DMA Figure 4-16. Memory Map Loading/Read-Back Termination Figure 4-17. Memory Mapping. Figure 4-18. I/O and Halt Error Detection. Figure 4-19. Jump-Error Detection Figure 4-20. Unassigned and Writing Error Detection Figure 4-21. Instruction-Fetch Error Detection Figure 4-22. I/O Data-Transfer Error Detection Figure 4-23. Memory Protection Interrupt. Figure 4-24. Executive-Mode to Inactive-Mode Switching. | 4 13 4 14 4 15 4 16 4 17 4 18 4 19 4 20 4 20 4 21 4 21 4 22 4 22 4 23 4 23 4 24 | | |

LIST OF TABLES

| Table 1-1. | Memory Map Specifications | 1-1 |
|------------|--------------------------------------|------|
| Table 1.2. | Glossary | 1.3 |
| Table 3-1. | I/O Instructions | 3.1 |
| | Executive-Mode States | |
| Table 3-3. | Access-Control Modes | 3-8 |
| Table 3-4. | Interrupt Addresses | 3-8 |
| | Rose-Selection Decoder Truth Table | |
| Table 4-2. | First Multiplexor Truth Table. | 4-8 |
| Table 4-3. | Second Multiplexor Truth Table | 4-8 |
| Table 4-4. | Interrupt-Address Bit Configurations | 4-8 |
| Table 4-5. | Access-Control Decoder Truth Table | 4-10 |
| Table 4-6. | Memory-Data Multiplexor Truth Table | 4-12 |
| Table 4-7. | EXC2 Decoder Truth Table. | 4-12 |
| Table 4-8. | Function Codes for SEN Instructions. | 4-12 |
| Table 4-9. | Output-Transfer Format Truth Table | 4-13 |

SECTION 1

GENERAL DESCRIPTION

The V70 Series Memory Map Manual describes the SPERRY UNIVAC memory map and its interface with SPERRY UNIVAC V70 series computers.

The manual is divided into seven sections:

- Introduction to the memory map, related publications, specifications, and glossary
- Installation and interconnection data
- Operation
- Theory of operation
- Maintenance
- Mnemonics list
- Test programs

Documents such as logic diagrams, schematics and parts lists are supplied in a system documentation package. This documentation is assembled when the equipment is shipped, and reflects the configuration of a specific system.

The following list contains the document numbers of othermanuals pertinent to the Varian 70 series computers (the x at the end of each document number is the revision number and can be any digit 0 through 9).

| | THE | Me | w | 2 | Nu | mbei | , |
|---|---|----------------------------------|---------------|----------------------------|--|--|---|
| • | Processor Manual Semiconductor Memory Manual 16K Core Memory (990 NSec) Manual Option Board Manual Power Supply Manual Microprogramming Guide Writable Control Store Manual V76 System Reference Manual | 98 98 98 98 98 98 | A A A A A A A | 99 99 99 99 99 | 906 906 906 906 906 906 | 02x 04x 25x 05x 06x 07x 08x 23x | |
| | V77-600 System Reference Manual V70 Architecture Manual MAINTAIN III Manual VORTEX Reference Manual VORTEX II Reference Manual | 98 98 98 | A A | 99 99 | 06 52 52 | 40x 00x 07x 10x 24x | |



Mapping operations can be performed independently in up to sixteen 32K logical (virtual) memory areas. A 64K-mode of operation is available to provide eight 64K logical-memory areas. Map numbers 0 through 15 are used to identify the logical memory area, with map 0 being reserved for the VORTEX II operating system. The logical memory addresses are mapped into physical memory pages consisting of 512 words each. Page assignments for each logical memory are under control of the VORTEX II page-allocation routine.

NOTE

Although the VORTEX II operating system is referred to in this manual, the memory map consists of general-purpose hardware that allows operation in other software environments.

Figure 1-1 is a block diagram showing the address translation that is performed by the memory map. Either the processor or priority memory access (PMA) option generates a 16-bit logical address plus a 4-bit key. The most-significant seven bits of the address are combined with the key bits to address a location in the memory map's random-access-memory (RAM) array. When the 64K-mode enabling signal is set by an I/O output-data transfer instruction, the memory map is placed in the 64K mode of operation. The RAM array produces a 13-bit output-consisting of three fields:

- a. A 9-bit field that is concatenated with the least-significant 9-bit field of the logical address to form the 18-bit physical address.
- b. A 2-bit field used for access control.
- c. A 2-bit field used for swapping control.

The most-significant two bits of the physical address are decoded to select one of the four 64K memory buses. The other 16-bits of the physical address are used to address a location in the selected memory module.

Specifications for the memory map are listed in table 1-1.


Table 1-1. Memory Map Specifications

Parameter Specification

Physical memory Up to 256K words. size

1. 1. Sand . 1884

(continued)



1'T11-2059

Figure 1-1. Memory-Map Address Formation

| Parameter | Specification | | |
|---|--|--|--|
| | | Operational | 0 to 50 degrees C, 0 to 90 |
| Logical memory | Two modes are available: | environment | percent relative humidity without |
| siz e | a. up to 32K words | | condensation. |
| | b. up to 64K words | ** | |
| Page size | 512 words. 840 km/s. | Table 1-2 is a gloss | ary of terms used in this manual. |
| Number of logical | Up to 16 with 32K words. | | Table 1-2. Glossary |
| nemory areas | Up to 8 with 64K words. | 1751 - 181 - 186 - 187 - | • |
| | A combination of 32K and 64K word sizes is possible. | Term Law | Definition |
| • | | Logical address | An address in a logical |
| | | - | memory area. |
| Memory access | With the memory map active, when memory access is delayed and the memory access is delayed and the memory access is delayed. | | |
| | | Logical memory | A was at an amount to authorize |
| | 64K of memory and 156 / 1/19 mem | Logical inemory | A set of memory locations |
| | nanoseconds for memory above | igen in Amerikaanse († 1905) Oog op Stagen in Deutschafte († 1905) | used by the programmer. Logical memory may or may |
| | 64K. With the memory map | Proceedings of | not have contiguous physical |
| t | inactive, memory access is | e e santa de la compania de la comp | memory locations. |
| 4 - 4 | delayed by 27 nanoseconds. | The state of the s | Completion y (see with the control of the control o |
| | These are worst-case delays to a second | Na ware walkaya | • |
| | for standard operating modes. | Map numbers | Numbers 0 through 15 assigned |
| | : | | to the maps used by the operating |
| C. all a see | But the contract of the con- | | system and the various users. |
| ystem | Provides mapping of addresses | | The numbers are determined by |
| onfiguration | for processor, DMA, and PMA on one memory port. Mapping | # : · | four key bits originating from |
| | on more than one port requires | and the second of the second o | either the BIC, PMA, map key |
| | one memory map for each port | | register, or processor (using |
| | (not supported by VORTEX II). | e se | WCS microprogramming). |
| _oading | The memory-map RAM array | Mapping | The process of translating a |
| | is loaded and read via DMA | | logical memory address to a |
| | operations. The loading word | 100000000000000000000000000000000000000 | physical memory address. |
| | rate is 715 kHz; the reading | The second second | |
| • | word rate is 358 kHz. | | |
| * | • | Pag e | A 512-word block of physical |
| perating modes | User mode, executive mode, and an analysis | | тепогу. |
| | and inactive mode. | t ja | · |
| ······································ | The memory map's memory- | Physical address | An address in physical memory. |
| essignmen ts | protection feature is assigned the | Trymasi wast | The book and the project and the state of the |
| | highest system priority. Priority | | |
| 1 | assignment for DMA operation | | Random-access memory defined |
| | is made independently. | | by hardware. |
| ogic levels | High = +2.4 to +5.0V dc = | w - 2 | |
| internal) | Low - 0 to +0.4V dc | | Any instruction that causes |
| | And the second of the second o | instruction | a memory protection violation |
| ogic levels | High - + 2.8 to +3.6V dc | PERMIT AL | when used in the user mode |
| /O bus) | Low = 0 to +0.5V dc | | (i.e., halt and I/O instructions). |
| | • | | The halt instruction is only |
| imensions | Contained on a 15.6 by 19 inch | r e a . | permitted in the inactive mode. |
| - | printed-circuit board. | | |
| | · | Swapping | The process of moving data be - |
| stallation | Plugs into a V70 series | | tween main and auxiliary memory |
| *************************************** | mainframe chassis using one | | in order to multiplex the use of |
| | module slot. | | main memory. |
| | MODEL OF THE PROPERTY OF THE P | | and the second of the second o |

SECTION 2 INSTALLATION

2.1 INSPECTION OF THE PROPERTY OF

The SPERRY UNIVAC memory map has been packed and inspected to ensure its arrival in good working order. To prevent damage, take care during unpacking and handling. Check the shipping list to ensure that all equipment has been received. Immediately after unpacking, inspect the equipment for shipping damage. Ascertain that wires and cables are neither loose nor broken, and that hardware is secure, if damage exists:


- a. Notify the transportation company.
- b. Notify Sperry Univac.
- c. Save all packing material.

2.2 PHYSICAL DESCRIPTION - Language

The memory map circuits are on a 15.6 by 19 inch printed-circuit (PC) board (p/n 44P0685). Figure 2-1 shows dimensions and connectors of the memory map board.

2.3 DISCRETIONARY WIRING AND AND STATES

Connections of the various jumper terminals on the memory map PC board are listed in the memory map option drawing 01A1541 (in system documentation package). These connections are normally installed at the factory, but are referenced here in case the user wishes to have his memory map system expanded or changed in the field. The jumper-terminal designations referred to in the option drawing appear on the memory map board adjacent to the particular terminal.



VT11-2040

Figure 2-1. Memory Map Board

2.4 INTERCONSECTION


The memory map bosed plugs into a single module slot of the V70 today mainfrance charses. Functions of the memory map board connectors are listed as follows:

- 21, mainframe memory
- J2, not usad
- J4, processor
- J5, I/O bus
- JB, option board and processor

- J7, power
- J8, through J13, expension memories

Forcer supplied to the memory map board via connector 17 is normally provided by a +5-volt power supply (p/n 01F12b0). It may also be supplied by excess +5-volt power from a memory expansion supply.

Figure 2-2 shows the memory map board inferconnection in a V70 series mainframe. Pin assignments for the connectors on the memory map board are provided in the logic diagram (p/n 91C0448) in system documentation package.



V111-251

Figure 2-2. Memory May Interespection,

2.5 CONFIGURATIONS

The following subsections describe the memory-map configurations that are available.

2.5.1 Normal Configuration

The normal memory map configuration is supported by VORTEX II and has the following characteristics:

- The key bits are provided by the key register (section 4.3) on the memory map board.
- The active memory map is placed in the executive mode (section 3.2) on any interrupt.
- The memory map enters the user mode (section 3.2)
 by the EXC2 0246 instruction followed by a jump instruction (section 3.1).

d. Privileged instructions are assigned to map 0.

2.5.2 V/CS Supported Configuration A

In this configuration, the key register on the processor board is used (instead of the key register on the memory map board) to permit rapid key changes through microprogramming rather than key changes over the I/O bus. Characteristics of this configuration are: publications of the configuration are:

- a. The key bits are provided by the key register on the processor board.
- b. The active memory map is placed in the executive mode on any interrupt.
- c. The memory map enters the user mode by the EXC2 0246 instruction followed by a jump instruction.

d. Privileged instructions can be assigned to map 0 as in the normal configuration, or they can be assigned to all maps in which case there is no privileged instructions.

2.5.3 WCS Supported Configuration B _ - _

This configuration is the same as the A version except that interrupts are handled with microprogramming instead of the executive mode. In this configuration, the executive mode is jumper disabled. Characteristics of this configuration are:

- The key bits are provided by the key register on the processor board.
- b. With the executive mode disabled, there is no hardware distinction between the executive and user modes.
- c. The memory map enters the active mode by the EXC2. A second of the instruction followed by a jump instruction $\frac{1}{2} \frac{1}{2} \frac{1}$
- d. Privileged instructions can be assigned to map 0 as in the normal configuration, or they can be assigned to all maps in which case there is no privileged instructions.

2.5.4 System Memory Lockout Configuration

Through jumper connections on the memory map board, this configuration connects a memory lockout signal (MHGY- or MHMY-) to one of the expansion memories (MHGYn-(1-3)) or MHMYn-(1-3)).

2.5.5 Dual Memory Map Configuration

In this configuration, two memory map boards are used, one for each memory port. Systems using this configuration contain a PMA and processor on different memory ports. Characteristics of this configuration are:

- The two memory maps are assigned the same device address.
- The two memory maps are loaded simultaneously from the I/O bus via high-speed DMA.
- - 1. Memory protection (except writing errors)
 - 2. Memory map read-back
 - 3. Executive mode
- d. To avoid possible conflicts in using the memory map, a software interlock is required between memory-map loading/read-back and PMA operations.

SECTION 3 OPERATION

The SPERRY UNIVAC memory map contains no operating controls or indicators. Operation of the memory map is normally controlled by the VORTEX II operating system. However, by writing his own control program, the user can operate the memory map without using VORTEX II. For maintaining and testing the memory map, a MAINTAIN III test program is available. The MAINTAIN III Reference Manual provides a full discussion of the Megamap Test

Program, which verifies correct operation and isolates malfunctions of V70 memory map and megamap options.

3.1 I/O INSTRUCTIONS

Memory-map I/O instructions can only be executed from map 0 (operating system) or an inactive memory map.

Table 3-1 lists the I/O instructions with the mnemonics and octal codes for device address 46. An alternate device address is 56.

Table 3-1. I/O Instructions of the same of the

| - | 12019 3-1. 1 | /O Instructions of 200 lands for the |
|-------------------|------------------|---|
| Memonic | Octal Code | Function |
| External Control | | |
| EXC2 046 | 104046 ** ***** | Executive Mode to Inactive Mode. Places the memory map in the inactive mode upon fetching the contents at the effective address of the jump instruction that follows. |
| EXC2 0146 | 104146 | Inactive Mode to Executive Mode. Places the memory map in the executive mode upon fetching the contents at the effective address of the jump instruction that follows. |
| EXC2 0246 | 104246 | Executive Mode to User Mode. Places the memory map in the user mode upon fetching the contents at the effective address of the jump instruction that follows. |
| EXC2 0346 | 104346 | Start DMA Transfer. Starts a memory map DMA transfer. |
| EXC2 0446 | 104446 | Reset DMA Transfer. Resets the |
| EXC2 054 6 | 104546 A.A.C.Co. | Clear Executive-Mode Mask, Removes the executive-mode mask. |
| EXC2 0646 | 104646 | Enable Memory Protection. Enables the memory protection function of the memory map. |
| EXC2 0746 | 104746 | Disable Memory Protection. Disables the memory protection function of the memory map. |
| Sense | the said | |
| SEN 046 | 102046 | Sense DMA Activity. Senses if the memory map is performing a DMA operation. (continued) |

214

Table 3-1. I/O Instructions (continued)

| • | | |
|-----------------|---------------------------------------|--|
| Minemonic | Octal Code | Function () () |
| SEN 0146 | 102146 | Sense Abnormal DMA Termination. Senses for the error termination of a DMA loading or read-back operation. |
| Transfer* . | • • • • • • • • • • • • • • • • • • • | • |
| IME 046 | 10204 6 | Transfers data from memory map to main memory. |
| INA 04 6 | 10214 5 | Transfers data from the memory map to the A register. |
| ING 046 | 102245 | Transfers data from the memory map to the B register. Applies the Author pro- |
| CIA 045 | 102546 | Transfers data from the memory map to the cleared A register: |
| CIB 045 | 10264 5 | Transfers data from the memory to the cleared B register. |
| OME 046 | 10304 6 | Transfers data from main memory to the memory map. |
| OAR 045 | 103146 | Transfers data from the A register to the memory map. |
| OBR 046 | 103246 | Transfers data from the B register to the memory map. |
| | | |

[&]quot;These transfer instructions are for control registers in the memory map, Loading and reading of the memory-map RAM array occur with the high-speed DMA operations.

3.2 OPERATING MODES

The memory map has three modes of operation: inactive, executive, and user.

3.2.1 Inactive Mode

When the memory map is in the inactive mode, the first 32K of physical memory (64K if the writable control store is used) is available unmapped and all instructions are permitted. This mode is entered either by a system reset condition or a branch sequence from the executive mode consisting of the EXC2 046 instruction followed by any jump instruction.

3.2.2 Executive Mode

This mode is entered by an interrupt or by a branch from the inactive mode to an active-map condition. The branch sequence is actually an EXC instruction followed by any jump instruction. In this mode, all instructions except HLT are permitted. From the executive mode, the memory map can be switched to the inactive mode.

The executive mode has four states that define operations occurring between map 0 and the user maps. Setting up of the executive-mode states is accomplished with I/O instructions under control of the VORTEX II operating system. As shown in table 3-2, instruction-fetch operations are always from map 0, while operand-fetch and operand-store operations can be from any map depending on the executive-mode state. The following are exceptions:

a. To ensure that all instruction fetches are from map 0, indirect addressing must not exceed the first level in states 2 or 3 of the executive mode. This is because after the first level of indirect addressing, instruction fetches in some cases (i.e., SRE and IJMP instructions) are treated as operand fetches by the memory map.

- b. In all executive-mode states, the execution of a jumpand- mark instruction causes the program-counter contents to be stored in map 0.53 to the decree whereas to
- c. In all executive-mode states, the execution of a LDAI, is LDBI, or LDXI instruction always causes the effective register to be loaded with the operand fetched from map 0.
- d. Any interrupt causes the memory map to enter the masked executive mode. This masked condition causes the executive mode to operate as if it were in state 0 even though the executive-state register may contain another value. In this condition, memory-map status is read into map 0 during the interrupt service routine. By executing the EXC2 0546 instruction, the mask is removed and the executive mode returns to the state determined by the value in the executivestate register.

Table 3-2. Executive-Mode States 7

| Sta te | Instruction Fetch | Operand Fetch | Operand Store |
|---------------|----------------------|------------------|------------------|
| 0 | Мар 0 | Мар О | Мар О |
| 1 | Мар О | Мар О | Map n |
| 2 | Map 0 | Map n | Map 0 |
| 3 | Мар О | Map n | Мар п |

Notes:

- 1. Map O refers to the operating system.
- 2. Map n refers to the user map specified by the key bits.
- 3. States 1 through 3 cause an additional 142 nanoseconds delay in memory accessing.

3.2.3 User Mode

according to the key bits and contents of the RAM array. If an interrupt occurs, the memory map is switched to the executive mode. The memory map is switched from the executive mode to the user mode by the real-time executive. in the VORTEX II operating system.

3.3 MAPPING

The mapping function is performed for either a DMA, PMA, or processor operation. In DMA operations, the mapped address utilizes the 4-bit key from the BIC plus the 16-bit logical address from the processor. In PMA operations, the mapped address utilizes the 4-bit key from the blocktransfer controller (BTC) plus the 16-bit logical address from

the PMA option. In processor operations, the mapped address is normally derived from the memory map's key register and the 16-bit logical address from the processor.

3.4 OPERATING SEQUENCES

This section describes the sequences of the various. memory-map operations. Figures 3-1 and 3-2 show the data-word formats used with output- and input-data transfers, respectively. Figure 3-3 shows the data-word format for the memory-map loading and read-back operations.

3.4.1 Memory-Map Loading and Read-Back

The following sequences occur in memory-map loading and read-back operations via DMA (using map 0): Approved the


- a. Using output-data transfer instructions, (OME, OAR, or a second OBR), the processor transfers three data words to the memory map. The first word contains the direction of DMA transfer and the initial 10-bit map address (figure 3-1b). The second word contains the initial 16bit memory address of the DMA transfer (figure 3-1c). The third word contains the number of words in the DMA transfer (figure 3-1d).
- b. The processor issues the EXC2 446 instruction to reset the DMA-control logic in the memory map.

:


- c. The processor issues the EXC2 0346 instruction to start the DMA transfer operation.
- d. The standard method for verifying the completion of DMA transfers consists of using the two SEN instructions. The processor issues SEN 046 to sense if the memory map is still performing the DMA transfer. ... If it is not performing the DMA transfer, SEN 0146 is we are the issued to sense if the DMA-transfer termination is due to an error.
- In this mode, all operands and instructions are mapped and the end optional method for verifying the completion of DMA. transfers consists of using the DMA-completion and 1994 is of the soon interrupt. A counter in the memory map counts the number of DMA transfers and indicates when all transfers are complete. An interrupt is sent to the processor when either all transfers are completed or an error occurs during one of the transfers. When the interrupt is acknowledged, the processor is directed to assess as a memory address 016.

3.4.2 Programmed I/O Read-Back


This operation provides a read-back function of the memory map's internal-status signals (figure 3-2a), instruction address register (figure 3-2b), and the unassigned




a. Write-Key Control Function



b. I/O-Write Control Function



c. Initial Memory Address of a DMA Transfer



d. Word-Transfer Function

VTI1-2042

Figure 3-1. Data-Word Formats For Output-Data Transfers





Figure 3-2. Data-Word Formats For Input-Data Transfers

VT11-2045



VT11-2407

Figure 3-3. Data-Word Format for Manuary-Map Los diag rad

address register (figure 3-2c). The sequences of operations are listed below:

- a. Using an output-data transfer instruction, the processor transfers a data word (figure 3-1b) to the marriery map. The type of data to be read back is specified by bits 10 and 11 of this data word.
- b. Using an input-data transfer instruction (IME, INA, INB, CIA, or CIB), the processor reads back the data specified by the output-data word.

3.4.3 Executive Mode to Inactive Mode

The following sequences occur when the memory map is switched from the executive mode to the inactive mode:

- The processor issues the EXC2 045 instruction to enable switching to the inactive mode.
- b. The processor executes a jump instruction. If the jump condition is not met, the memory map remains in the executive mode.
- c. If the jump condition is met, the memory map switches to the inactive mode when the contents of the effective jump address are fetched. The effective jump address is not mapped.

3.4.4 Inactive Mode to Executive Mode

The following sequences occur when the memory map is switched from the inactive mode to the executive mode:

 The processor issues the EXC2 0146 instruction to enable switching to the executive mode.

- b. The processor executes a jump instruction. If the jump condition is not met, the memory map remains in the inactive mode.
- c. If the jump condition is met, the memory map switches to the executive mode when the contents of the effective jump address are fetched. The effective address is mapped using map 0.

3.4.5 Executive Mode to User Mode

The following sequences occur when the memory map is switched from the executive mode to the user mode:

- a. The processor issues the EXC2 0245 instruction to enable switching to the user mode.
- b. The processor executes a jump instruction. If the jump condition is not met, the memory map remains in the executive mode.
- c. If the jump condition is met, the memory map switches to the user mode when the contents of the effective jump address are fetched. The effective address is mapped using the user map.

3.4.6 User Mode to Executive Mode

Switching the memory map from the user mode to the executive mode, can be initiated by interrupts resulting from the following:

- a. an error during a mapping operation
- b. an I/O system interrupt

The sequences of this operation are shown in the flow chart of figure 3-4.




Figure 3-4. User Mode to Execute Mode Flow Chart

3.5 ACCESS-CONTROL MODES

Four access-control modes for mapping operations are provided by access-control bits 9 and 10 of the RAM-array data word. The four modes with corresponding binary values of bits 9 and 10 are listed in table 3-3.

Yabia 3-3. Access-Control Modes

| 10 | _ | Mode | Function |
|----|---|-------------------------|--|
| 0 | 0 | Unassigned | The logical address is unassigned (non-resident address). |
| 0 | 1 | Full access | All types of access are permitted in this page. |
| 1 | 0 | Read operand only | Only operand fetches are permitted, instruction fetches, from this page will not be executed. This restriction includes execution instructions (XEC, XOF, etc.). |
| 1 | 1 | Ruad only | Only instruction or operand fetches are permitted in this page (no operand-store operations permitted). The instruction fetches include single-and double-word instructions. |

3.6 MEMORY PROTECTION

The memory protection function menitors the address of the instruction being processed on the basis of the access-control mode. When the memory map is active and its memory protection function is enabled, the instruction address register (in the memory map) is updated with each decoded instruction. When an error condition is detected, the memory protection function is disabled, and updating of the instruction-address register is inhibited until the EXC2 0646 instruction is executed. The detection of an error interrupts the program in process and directs it to one of seven preassigned memory addresses. These interrupt addresses are listed in table 3-4. Halt, I/O, and jump errors are detected earlier in the mapping operation to prevent them from being detected at the same time as the other errors.

Table 3-4. Interrupt Addresses

| Octal Address | Error |
|---------------|---|
| 20 | Halt. The execution of a halt instruction is attempted. |
| 22 | I/O. The execution of an I/O instruction is attempted from a map number other than 0. |
| - | (continued) |

| Octal Address | Error |
|---------------|--|
| 24 | Write. An attempt is made to write into read-only or read-operand-only locations. |
| 26 | . Jump. An attempt is made to jump into a read-operand-only location. |
| 30 | Unassigned. A read, write, or jump operation is attempted using an unassigned logical address. |
| 32 | Instruction fetch. An attempt is made to fetch an instruction from a read-operand-only location. |
| 34 | Data transfer. A write or unassigned error is detected during a DMA or FMA data transfer. |

3.6.1 Halt Errors

When a halt error is detected, the execution of the halt instruction is allowed to be completed. However, due to the detection of the halt error, the memory map holds the memory-protection interrupt flag true (OINT-) so that the processor reenters the run mode immediately after halting. The processor then goes to an interrupt-wait state until the program being processed is directed to the interrupt address 20. Upon completion of the interrupt subroutine the interrupt signal OINT- is reset. A halt error is not detected when the halt is initiated manually using the STEP/RUN switch on the computer control panel.

3.6.2 1/0 Errors

When an I/O error is detected, the execution of the I/O instruction is allowed to be completed. However, all I/O control functions and data transfers between the processor and peripheral controllers are inhibited. By holding the I/O-instruction error flag true, the contents of memory and the A. B. and X registers can not be modified by the I/O instruction. When the execution of the I/O instruction is completed, the program being processed is directed to the interrupt address 022.

3.6.3 Writing Errors

When a writing error is detected, the execution of the instruction is allowed to be completed. To prevent memory modification, the writing cycle for memory is changed to a reading cycle. When the execution of the instruction is completed, the program being processed is directed to the interrupt address 024.

Even though the writing error is not detected because the memory protection function is disabled, the active memory map always changes the writing sequence to a reading

sequence if an attempt is made to write into a non full-access location. This protection applies to all DMA, PMA (if connected to memory map), and processor memory cycles.

3.6.4 Jump Errors in the James Spaces

A jump error can occur during the following types of instructions:

- a. All jump instructions including IJMP, JSR, and BT
- b. All jump-and-mark instructions including SRE

A jump error occurs when an attempt is made to jump or skip to a read-operand-only location and if this location is the effective address of the jump or skip instruction.

When a jump error is detected, the execution of the a instruction is allowed to be completed. For jump-and-mark instructions, the memory writing cycle is changed to a reading cycle to prevent memory modification. When the execution of the instruction is completed, the program being processed is directed to the interrupt address 026.

3.6.5 Unassigned Errors

When an unassigned error is detected, the execution of the instruction is allowed to be completed. If the memory writing cycle contains the unassigned error, it is changed to a reading cycle. The contents of the A, B, and X registers are not changed. When the execution of the instruction is completed, the program being processed is directed to the interrupt address 030. The unassigned logical address is contained in the memory map's unassigned address register, which can be read by the processor using an input-data transfer I/O instruction (figure 3-2c).

3.6.6 Instruction-Fetch Errors

When an instruction-fetch error is detected, the execution of the current instruction is allowed to be completed. The program being processed is directed to the interrupt

address 032, and the next erroneous instruction is not executed.

3.6.7 I/O Data-Transfer Errors

The detection of an I/O data-transfer error during a DMA or PMA operation causes the memory map to generate an interrupt that directs the processor to the interrupt address 034.

When an I/O data-transfer error occurs during a DMA operation, the memory map holds the DMA termination signal (BIMES-I) true. This causes the BIC (or a user-designed controller) to terminate the data transfer on the trailing edge of the data-ready signal (DRYX-I or DRYF-I).

When a data-transfer error occurs during a PMA operation, the memory map holds the PMA termination signal (BTMES-I) true. This causes the block-transfer controller (or a user-designed controller) to terminate the data transfer immediately after receiving the termination signal.

When an I/O data-transfer error occurs, the memory map stores error status data that include error key number, writing or unassigned error, and DMA or PMA error. This error-status data (figure 3-2a) can be read by the processor by using an input-data transfer instruction.

When an I/O data-transfer error is detected during a memory-map DMA loading or read-back operation, the memory map generates a DMA error flag (PDMTRM+). In response to the SEN 046 instruction, the memory map provides a DMA not-busy status.

An optional mode of operation, for the detection of an I/O data-transfer error in a DMA loading or read-back operation, consists of using the DMA completion interrupt. When the error is detected, the memory map generates the interrupt directing the processor to the interrupt address 016. The same interrupt is also generated to signal the processor when the loading or read-back operation is successfully completed. Upon receipt of this interrupt, the processor can issue the SEN 0146 instruction to sense if the DMA transfer termination is due to an error.

SECTION 4

THEORY OF OPERATION

4.1 GENERAL

This section contains system and functional descriptions followed by timing waveforms for the various memory-map operations. For ease of reading, some mnemonics are written with the variable n in place of the actual numbers. For example, memory data mnemonics MYDA00- through MYDA17- are written MYDAn- (0-17). Mnemonic descriptions are provided in section 6.

4.2 SYSTEM DESCRIPTION ...

As illustrated in the system block diagram of figure 4-1, the memory map can be used with either the processor or PMA

circuits. Address bits 0 through 8 are applied directly to the mainframe memory, while bits 9 through 15 are routed through the memory map. In addition to the mainframememory bus, the memory map provides buses for up to three expansion memories. The BIC provides I/O key bits for DMA memory mapping.

4.3 FUNCTIONAL CIRCUITS

The functional circuits of the memory map are shown in figure 4-2. Page numbers of the memory-map logic diagram (p/n 91C0448 in system documentation peckage) are provided in parentheses for each circuit block.




Figure 4-1, Memory-Map System Block Diagram




Figure 4-2. Memory-Map Functional Block Diagram 4-3/4-4

4.3.1 Key Multiplexor : 100 March 1988

The key multiplexor supplies the 4-bit key PKMMXn + (0-3) to the RAM address multiplexor. The 4-bit key is selected from one of the following sources:

- a. Key register, PPRKYn + (0-3) = and
- b. BIC key, IOKn-1(0-3)
- c. PMA key, MYKAn + (16-19) or MYKBn + (16-19)

As illustrated in figure 4-3, the key multiplexor contains two multiplexors, a latch, and a buffer. Depending on the jumper configuration, the processor key input of the first multiplexor comes from either the key register PPR-KYn+(0-3) (standard for VORTEX II) or the latch PMA-KYn + (0-3). PMA key bits are transferred through the latch: when the PMA loading signal PLPMAK + is low (this loading signal is low until half-clock time of a memory request). The other input of the first multiplexor is connected directly to the PMA key bits. A high PKYMXE- disables the first multiplexor causing its output bits to be all low (map 0). A low PKYMXE- enables one of the two inputs to be selected. Selection is controlled by FMAKO+. When the processor has accepted a PMA request, a high PMAKO ± 1 transfers PMYKn + (16-19) through the first multiplexor. A low PMAKO + selects the other input PRMAKn + (0-3).

Input selection for the second multiplexor is controlled by I/O memory request signal PMIRAB+. A low PMIRAB+ transfers the first multiplexor output PKYMXn+(0-3) through the second multiplexor. A high PMIRAB+ selects the other input PBICKn+(0-3) from the buffer. BIC key bits IOKn--I(0-3) are transferred through the buffer on the positive-going transition of PKBICK+.

4.3.2 RAM Address Multiplexor

or other resting by

The RAM address multiplexor selects the RAM address consisting of PRAMAn-(0-7) and PKEYBn-(0,1) from either the map-address counter or the combination of key and memory-address bits. Input selection for the multiplexor is controlled by the inhibit-memory-request signal PIHMRQ-. A low PIHMRQ- selects contents of the map-address counter PMARn+(0-9); a high PIHMRQ- selects the key and memory-address bits PKMMX+(0-3) and either MYMAn+(9-14) or MYMBn+(9-14).

4.3.3 Drivers and Row-Selection Decoder

The nine signal lines consisting of PRAMAn-(0-7) and PRAMW+ are routed through 36 drivers to provide the power required for driving the RAM arrays.




Figure 4-3. Key Multiplexor Block Diagram

The row-selection decoder consists of a selector that selects either PMARn+(6,7) or PKMMXn+(0,1) and a decoder that decodes the selector outputs. The decoded row-selection bits PRAMSn-(0-3) select one of the four rows of the R/M arrays. Table 4-1 is a truth table for the row-selection decoder.

Table 4-1. Row-Selection Decoder Truth Table

| INPUTS | row-selection output s |
|--|--|
| PMAROZ- OR PKMMX1- PMARO6- OR PKMMX0- | PRAMS3- PRAMS1- PRAMS2- PKAMS0- |
| L L | . L |
| H L] | |

NOTE: L = low, H = high

4.3.4 RAM Array

The RAM array is a 1024-word by 13-bit read/write memory that stores physical page addresses along with access- and swapping-control bits. As illustrated in figure 4-4, it consists of 256-word by 1-bit arrays arranged in 13

columns and 4 rows. Address bits PRMAn~(0-7) (figure 4-5) select one of the 256 13-bit words in all four rows of the array. One of the four rows is selected by the associated row selector PRAMSn~ going low.


During a writing operation, a high PRAMW+ enables data from the I/O bus receivers to be loaded into the addressed location of the array. During a reading operation, a low PRAMW+ enables addressed data to be read out of the array.

4.3.5 I/O Bus Data Multiplexor : The the time and

This multiplexor selects 1/O-bus data from one of the following sources:

- a. RAM array: PRDOn- (0-8) and PRDOn + (9-12)
- b. Instruction address register: PIADn + (0-15)
- c. Unassigned address register: PUADn + (0-15)
- d. Status signals: PPRKYn + (0-3), P64KEN +,
 PEMSnE + (0-3), PDMAOE +, PDMAER +,
 PIOUER +, PIOEKn + (0-3)
- e. DMA memory address register: PDMAn + (0-15)

As illustrated in figure 4-6, the I/O-bus data multiplexor consists of two multiplexors and a buffer. On positive transitions of the buffer-loading signal PLDBF-, RAM-array data are transferred through the buffer to one input of the second multiplexor. Under control of selector signals PSIn + (0,1), the first multiplexor selects data from either the instruction-address register, unassigned-address




DATA TO 1/O-BUS MULTIPLEXOR

Notes:

- 1. Each square represents 256 1-bit words.
- Read/write control PRAMW+ and address bits PRMAn=(0-7) are not shown.

Figure 4-4. Layout of RAM Array

VT11-2052



*Address and read/write control signals are routed through drivers before they are applied to the array.

YT11-2053

Figure 4-5, RAM Array Block Diagram


register, or internal-status register. Table 4-2 is a truth table for the first multiplexor. Under control of selector signals PIMAE— and PDTIX+, the second multiplexor selects data from either the buffer, first multiplexor, or DMA memory-address register. Table 4-3 is a truth table for the second multiplexor. Output data PEBDn+(0-15) are applied to the I/O bus drivers.

4.3.6 I/O-Bus Drivers and Receivers

As illustrated in figure 4-7, the I/O-bus drivers transfer either a 16-bit data word EBnn-I(0-15) or a 4-bit interrupt address EBnn-I(1-4) onto the bidirectional I/O bus.

During an input-data transfer, a high PEBEN+ transfers a 16-bit data word through the drivers onto the I/O bus. When an interrupt address is being generated, a low PEBEN+ disables the sixteen drivers croning all of their outputs to go high (all zeros). This allows the four I/O-bus drivers to transfer the interrupt address onto the I/O bus. Table 4-4 lists the bit configurations for the various interrupt address generated by the memory map.

The I/O-bus receivers convert I/O-bus data into PEBn(0-15) for use in various circuits of the memory map.



Stotus signals consists of: PPRKYn+(0-3), P64KEN+, FEMSnE+(0-3), PDMAOE+, PDMAER+, PIOUER+, PIOEKir+(0-3).

VT11-2054

Figure 4-6. I/O-Bus Data Multiplexor

Table 4-2. First Multiplaxor Truth Table


| SELEC | TORS | 1 | DATA INVO | rs ; | OUTPUT |
|-------|-------|-------------------|-----------------|---------------|--------------|
| P511- | P510+ | STATUS SIGNALS | MAOn+ (6-15) | MAD (0-15) | 101Xm- (0-15 |
| L | L | l t | | | ι |
| L | L | H) | | 7 - | • н |
| L | н | 1 : | L | - A | ι, |
| Ľ | н | 1 1 | , H | | H: 3 |
| H | L | 1 (| | | L. |
| н | L | 1 | | ٠. | - H |
| H | H | | | H 1 | # |

NOTE: L * low, H * high, no H or L * invitored input

Table 4-3. Second Multiplexer Truth Table

| SHLEC | tors | | DATA INF | UTS | OUTFUT |
|--------|--------|-------|-------------------|-----|--------------|
| POTIX+ | PIHAE- | 10-15 | FD15-rr (0-12) | | PERDIM (0-15 |
| L | ι | | | | |
| L. | L | Н. | | |). H |
| L : | н | | į L | | 1 |
| L | H | | . H | | H |
| н | L I | | i.e | : : | . н. |
| н | H | | | L | i i |
| н | | | | H | 1 14 |

NOTE: L = low, H = high, no H or L = irrelevent input
VTEI-2889



VTII-2055

Figure 4-7. I/O Bus Drivers

Table 4-4. Interrupt-Address Bit Configurations

| | /O-Gus Sn- 1() | | Company of the second s | | ายอ t Ad (Octa | | |
|----|-------------------|---|--|---|--------------------------|------------------------------------|--|
| 4. | 3 | 2 | 1 | | ٠, | i. | |
| Н | L | L | L : | erintam agaga n itang peneliti | 16 | A primary of the west sense in the | |
| L | Н | н | Н, | | 20 | . 19 | |
| L | Н | н | L | ų. | 22 | | |
| L | Н | L | H | | 24 | gar er | |
| L | Н | L | | | 26 | A | |
| L | Ľ | н | Н | | 30 | ¥i | |
| L | | Н | | · L | 32 | | |
| L | L | L | н | j., | 34 | Α. | |

Note: L = low, H = high

4.3.7 Word-Transfer Counter

The vord-transfer counter counts the number of words transferred during map loading and read-back operations. An 11-bit data word PBBn + (0-10), representing the number of words to be transferred, is loaded into the counter when PXFRW- is low. With each subsequent word-transfer, PDRYF+ and PDTPF+ go high causing the contents of the counter to decrease by one. When all words have been transferred, the output of the counter PWCZ- goes low. The low PWCZ- is sent to DMA control to indicate completion of the DMA transfers.


4.3.8 Key and 64K-Mode Registers

On the positive-going transition of the write-key control PWRKC+, PEBn+(0-3) and PEBO4+ are clocked into the key and 64K-mode registers, respectively. The 4-bit output of the key register PPRKYn+(0-3) is sent to the key multiplexor and to the I/O-bus data multiplexor as part of the status-signal input. The output bit of the 64K-mode register P64KEN+ is also sent to the I/O-bus data multiplexor as part of the status-signal input. A high P64KEN+ enables the 64K mode of operation. When P64KEN+ is low, the 32K mode is used.

4.3.9 Executive-State Register Tay Tay

This register (figure 4-8) stores one of the four states of the executive mode. On positive-going transitions of the write-key control PWRKC +, PEBn + (6-8) are clocked into the executive-state buffer. This buffer is cleared with a low system reset PSYRTA-. Buffer-output bits PEMSnE + (1-3) are applied to the I/O-bus data multiplexor as well as the executive-state output gates. When the executive-state masking flip-flop is reset, a high PEMSMK- transfers the buffer-output bits through the output gates to the key multiplexor. Resetting of the flip-flop occurs during either the inactive mode of operation (PACTV + low) or the decoding of an external control EXC2 0546) I/O instruction.

When an interrupt occurs, the executive-state masking flipflop is set (PEMSMK- low) causing all bits of PEXMSn+(1-3) to go low. This results in executive-mode state 0 operation (executive map).



OUTPUT-BIT CONFIGURATION

| | PE> | (I∧S⊪ 2 | BITS | ÷ | | UTIVE-MO | DE |
|---|-----|------------|------|--------|--|----------|---------------------------|
| | L | L | L | - | | 0 | and the second section of |
| • | L | L | н | | | 1" | |
| | L | н | L | | | 2 | : |
| | н | L | Ĺ | ; : | | 3 | |

Note: L = low, H = high

YT11-2056

Figure 4-8. Executive-State Register Block Diagram

4.3.10 Map-Address Counter

When the I/O-write control PWIOC- is low, the initial map address PEBn+(0.9) is loaded into the counter and applied to the RAM address multiplexor. With each subsequent address-transfer, the content of the counter PMARn+(0.9) is increased by one with the positive-going transition of PIHMRQ-. After the loading of the initial map address, the counter can count up to 1023 before resetting to zero.


4.3.11 Input-Data Selection Register

On the positive-going transition of the I/O-write control PWIOC+, I/O data bits PEBn+(10,11) are clocked into the input-data selection register. The register contents PSIn+(0,1) are used to select one of three data inputs for the I/O-bus data multiplexor. Bit configurations for data-input selection are listed in the following table (L is low, H is high):

| PSI1+ | FS10 + | | Selected Input Data |
|--|------------|----|---------------------|
| Later of an | - L | | Status signals |
| ř ···································· | н | | Instruction address |
| H 2,22 1 2 | L | 1: | Unassigned address |

4.3.12 DMA I/O Register

On the positive-going transition of the I/O-write control PWIOC+, the I/O data bit PEB12+ is clocked into the DMA I/O register (figure 4-9). A low PEB12+ enables a DMA input transfer (PDMAOE- high); a high PEB12+ enables a DMA output transfer (PDMAOE+ high). When the start-DMA-transfer I/O instruction (EXC2 0346) is decoded, a high DMA start signal PSTDMA+ transfers the DMA input or output signal (PDMAIN+ or PDMAOT+) through the output gates to the DMA control circuits. When the DMA-reset instruction (EXC2 0446) is decoded, the output gates are disabled with a low PSTDMA+.



VT11-2057

Figure 4-9, DMA I/O Register

4.3.13 DMA Memory-Address Counter

The DMA memory-address counter provides memory addresses for the processor during the address phase of map loading and read-back operations. When the loading signal PWIMA- goes low, the initial memory address PEBn+(0·15) is loaded into the counter and is then applied to the I/O-bus data multiplexor. With each subsequent address-transfer, the counter content PDMAn+(0·15) is increased by one with the positive-going transition of PIMAE-. After the loading of the initial map address, the counter can count up to 65,535 before resetting to zero.

4.3.14 I/O-Error Key Register

When an error is detected during a DMA or PMA operation, the positive-going transition of PIOER+ clocks the error-key number PKMMXn+(0-3) into the I/O-error key register. The register contents PIOEKn+(0-3) are applied to the I/O-bus data multiplexor as part of the status-signal input.

4.3.15 Instruction Address Register

During preliminary decoding of each instruction, the instruction address register stores data from the processor's program counter. The register is updated with each instruction until an error is detected. Further updating is inhibited until the map's memory protection logic is enabled. During the error subroutine, the register contents are transferred to the processor by an input-data transfer instruction. The register contents equal P + 1 where P is the logical address of the instruction that failed.

The inputs to the instruction address register PRAMAn-(0-5) and PMYAn-(0-8,15) come from the RAM address multiplexor and memory address receivers, respectively. On the positive going transition of PLDIA+, these inputs are clocked into the register. During the time that the processor is performing preliminary instruction decoding (PCACID+ high) and the map's memory protection logic is enabled (PMPEN+ high), PLDIA+ goes high on the positive-going transition of the presessor full clock PMPC+. The register contents PIADn+(0-15) are applied to the I/O-bus data multiplexor. The instruction address is transferred to the processor by an input-data transfer instruction.

4.3.16 Unassigned Address Register

The same inputs that are applied to the instruction address register are also applied to the unassigned address register. When an unassigned address is detected, it is loaded into the unassigned address register on the positive-going transition of PUASER+. Clock signal PUASER+ is generated when output data bits 9 and 10 of the RAM array are both false, and the map's memory protection logic is enabled (PMPEN+ high). The register contents PUADn+(0-15) are applied to the I/O-bus data multiplexor. The unassigned address is transferred to the processor by an input-data transfer instruction.

~4.3.17 Swapping Control

Two swapping control bits are used by the memory map: change bit PDRI11-) and usage bit (PRDI12-). The change bit indicates if a page has been written into since the bit was last reset. The usage bit indicates if a page has been

accessed since the bit was last reset. To facilitate scanning and counting the frequency of use, this bit is hardware reset whenever the processor reads the RAM array.

The swapping control circuit controls the setting and resetting of the swapping control bits and applies them to the RAM array.

During a map loading or read back operation, a high PIHMRQ+ enables the state of PRDI11- to be the same as PEB11-. During a mapping operation, a low PIHMRQ+ causes PRDI11- to remain low regardless of the state of PEB11-.

During memory map loading (PDMAOT+ and PIHMRQ+ bigh), the state of PRDI12- is the inverse of PEB12+: If PDMAOT+ or PIHMRQ+ is low, the state of PEB12+ has no effect on PRDI12-.

4.3.18 Access Control

Access control bits PRDOn + (9,10) are decoded to produce centrol signals for the four access control modes:

- unassigned mode (PUNASG-- low) indicates that the logical address is unassigned.
- b. Full-access mode (PFULAC- low) indicates that both reading and writing operations are permitted.
- c. Read-operand-only mode (PROPRD- low) indicates that only operand fetches are permitted. Instruction fetches from pages having this read-operand-only condition will not be executed.
- d. Read-only mode (PRDO9+ and PRDO10+ high) indicates that only instruction or operand fetches are permitted. Instruction fetches include both words of any double-word instruction as well as single-word instructions.

Table 4-5 is the decoder truth table.

Table 4-5. Access-Control Decoder Truth Table.

| pots. | The second secon | - Company - Company - Company | |
|---------|--|--------------------------------|---|
| PRD009+ | PUNASG- | PFULAC- | PROPRO- |
| L | F. | Н | Н |
| • н 🗼 | ∴н | L | ; н |
| , L. | н | н | Ĺ |
| н : | н | н | н |
| | PRDO09 + L H L | PRDO09 + PUNASG- L L H H | PRDO09+ PUNASG- PFULAC- L L H H H L L H H |

Note: L = low, H = high

4.3.19 Memory Address Drivers and Receivers

Seven bits from the RAM array PRDOn- (0-6) and nine bits from the memory address receivers PMYAn- (0-8) are applied to the memory address drivers. The driver outputs MYA1n + (0-15), MYA2n + (0-15), and MYA3n + (0-15) are routed to the expansion memories.

Memory address bits 0 through 8 and bit 15 from either port A or B are applied to the memory address receivers. Receiver outputs are PMYAn- (0-8,15).

4.3.20 Active/Inactive Register

This register provides active and inactive status of the memory map. In the executive mode, the register is set (PACTV+ high) indicating an active status. The register is set by the decoding of I/O instruction EXC2 0146 (PAEXE+ high) and a jump instruction (PDJUMP+ high).

In the inactive mode, the register is reset (PACTV- high) indicating the inactive status. The register is reset by either a system reset (PSYRTA- low) or by the decoding of I/O instruction EXC2 046 (PINAE + high) and a jump instruction (PDJUMP + high).

4.3.21 User/Executive Mode Register

This register provides control signals that indicate userand executive-mode conditions. In the user mode, the register is set by the decoding of I/O instruction EXC2 0246 (PUSRE + high) and a jump instruction (PDJUMP + high). The register output (PUSER + high) is then gated with a high PACTV + to produce the user-mode control (PUSERM + high).

In the executive mode, the register is reset by the decoding of I/O instruction EXC2 0146 (PAEXE + high) and a jump instruction (PDJUMP + high). The register output (PUSER- high) is then gated with a high PACTV + to produce the executive mode control (PEXCM + high).

4.3.22 Bypass Drivers

When the memory map is in the inactive mode (PACTV-high), address bits PRAMAIT-(0-5) and PMYA15- bypass the RAM array and are transferred to memory port A or B. In addition, the high PACTV- transfers memory request MRQYA- or MRQYB- to the mainframe memory.


When the memory map is active (PACTV+ high), data PRDOn-(0-6) from the RAM array are transferred to memory port A or B.

4.3.23 Memory-Data Circuits


antiguositia, iganitad

The memory data circuits consist of a multiplexor to select data from expansion memories, an input buffer to buffer the multiplexor output, and drivers and receivers to drive and receive memory data. Figure 4-10 shows the data paths through the memory map between the processor and expansion memories for reading and writing operations.

. PEADING OPERATION



b. WRITING OPERATION



VT11-2058

Figure 4-10, Memory-Data Paths Between Processor and Expansion Memories

During a reading operation (figure 4-10a), data from the expansion- chassis memories are applied to the multiplexor. Data selection is controlled by PRD07+ and PRD08+ from the RAM array (refer to table 4-6 for truth table). When data from the mainframe memory are read, both PRDO7+ and PRDO8+ are low causing no data to be transferred through the multiplexor. When enabled by either mainframe memory request (PMROOE+, high) or a. memory acknowledgment from expansion chassis 1, 2, or 3 (PYD123+ high), the input buffer inverts the multiplexor output PMDXn-(0-17) and applies it to the drivers. A high .: PWRTA- causes the drivers to invert the buffer output PMDXn + (0-17) and transfer it onto the memory bus. If data from the mainframe memory are read, all driver output bits are high. This occurs because mainframe memory data are transferred to the processor without going through the memory map.

Table 4.6. Menusy-Outs Mattheleses Truth Table

| Salacters | | .; | Dela | | Conform | |
|-----------|--------|---------|------------------|---------------------------------------|---------|------------------|
| PROOS+ | PRD07+ | V05F12+ | MY10n- (0-17) | (0.17) | | PMOXn- (0 17) |
| L | L | н | • | | . : | н |
| ι. | н | | , t , | · · · · · · · · · · · · · · · · · · · | | ι |
| L | H | | н | • | | н |
| H | L | | | L · | | l L |
| н | L | | | н , | | н. |
| н | H | 1 | | | i | l |
| н | н | 1 | | | н | н |

Notes: 1: L = low, H = high, no H or L = irrelevant input; 2. V05P12+ is a constant high voltage level

During a writing operation (figure 4-10b), memory data from memory port A or B are applied to receivers. The receivers invert the data and apply them to drivers. A high PWRTA+ causes the drivers to invert the receiver output PMYOn + (0-17) and transfer it onto the three expansion memory buses. The memory request MRQY1+, MRQY2+, or MRQY3+ generated by the memory control circuit determines which expansion memory accepts the memory data.

4.3.24 Address Detection and Function Control

Address signal PADR46+ goes high when address 046 is decoded (or alternate address 056) from bits PEBn(0.5) and there are no DMA or interrupt requests (IUAX-1 high). An external control (EXC2) instruction is decoded when PEB15+ is high and PADR46+ is gated with the function ready control FRYX-1 (PFRY46+ high). As illustrated in table 4-7, specific EXC2 instructions are executed by decoding the function code bits PEBn + (6.7.8). The decoded outputs correspond to the various EXC2 instructions and are described as follows:

a. PINAEX- places memory map in the inactive mode (EXC2 046).

Yable 4-7. EXC2 Decoder Truth Table

| IHPUTS | | | c | זטאזעל | \$ | | | |
|---------------------------------------|---------|---------|---------|---------|---------|---------|---------|----------|
| PEB07. PEB07. | PINAEX- | PACTEX- | PUSREX- | PSDMEX- | PKDMEX- | PCLMEX- | PEMPEX- | |
| L L L L L L L L L L L L L L L L L L L | L | ţ | L | | | | | - NATURE |
| H L L H L H H H L | į | **** | i. | - , -, | ι, | L | ı, | |

2.374

- included in the tople.
- b. PACTEX- switches memory map from inactive mode to executive mode (EXC2 0146).
- c. PUSREX- switches memory map from executive mode to user mode (EXC2 0245).
- d. PSDMEX- starts a memory-map DMA transfer (EXC2
- e. PRDMEX- resets the memory map's DMA-transfer. logic (EXC2 0446).
- f. PCLMEX- removes the executive-mode mask (EXC2) 0546).
- PEMPEX- enables the memory protection function and instruction address updating (EXC2 0646).
- h. PDMFEX- disables the memory protection function and instruction address updating (EXC2 0746).

Function code bits PEBn + (6,7,8) are also decoded for sense (SEN) instructions (PEB12+ high). Table 4-8 lists the function codes for the SEN instructions. If the condition sensed by the instruction is true, a sense response (SERX-I low) is sent to the processor.

Table 4-8. Function Codes for SEN Instructions

| PEBO8+ | PEB07 + | PEBOS + | Instruction |
|--------|---------|---------|------------------------|
| L | L | | SEN 046 (SENO+ high) |
| L · | ι | н | SEN 0147 (SEN1 + high) |

Note: Limiton, H m high the second of the second

Execution of input- and output-data transfer instructions consists of an instruction phase and a data phase. A high PEB13+ indicates an input-data transfer and high PEB14+ indicates an output-data transfer. When gated with a high PFRY46+, these signals start the instruction phase by setting the input- or output-transfer flip-flop (PDTIX+ or PDTOX+ high). The data phase is initiated when a low data-ready signal DRYX- resets the input- or output-transfer flip-flop. Control signals for the three

formats of output-data transfers are decoded from the Fig. 2. PEB14 + and PEB15 + (table 4-9). The control signals are:

- a. PWRKC-, write key control
- b. PWIOC-, write I/O control
- PXFRW- , write number of words to be transferred via DMA

Table 4-9. Output-Transfer Format Truth Table

| inputs | | Outputs . | | |
|--------|---------|--------------|--------|--------|
| PEB15+ | PEB14 + | PWRKC- | PWIOC- | PXFRW- |
| L | L | ′ ; н | н | н |
| L | н | - L . | н | н н |
| н | · L | н | L | н |
| н | н | ∄ н⊣ | н . | L |

Note: L = low, H = high Water

4.3.25 Memory Control

By decoding output bits 7 and 8 of the RAM array with various other control signals, the memory control applies one of the memory request signals MRQYA-, MRQYB-, or MRQYn+(1-3) onto the appropriate memory bus (mainframe or an expansion memory).

In addition, the memory control provides the following control signals:

- Read/write control signals for left and right memory bytes are applied to selected memory bus.
- System reset (SRST-) and power-failure reset (SPFA-) signals are applied to the selected memory bus.
- Memory lockout signals MHGYn-(1-3) or MHMYn-(1-3) are applied to the selected expansion-memory bus.
- d. The expansion-memory acknowledgement signals YDNMn+(1-3) are delayed 30 nanoseconds and is transferred to the mainframe memory (YDNMA+ or YDNMB+). The delay ensures that data on the mainframe memory bus has stabilized.

4.3.26 DMA Control A TOTAL ADMINISTRA

The DMA control controls the memory-map loading and read-back operations. The following events occur during the loading operation (for timing waveforms see figure 4-14):


- The processor executes the EXC2 0346 instruction to start the memory-map DMA transfer.
- The memory map generates a trap-out request (TPOF- I low).

- c. The processor transfers the address to the memory and the data to the memory map via the I/O bus.
- d. The memory map generates a write strobe (PRAMW + high) to load the data into the RAM array.

The following events occur during the read-back operation (for timing waveforms refer to figure 4-15):

- a. The processor executes the EXC2 0346 instruction to start the memory-map DMA transfer.
- b. The memory map loads read-back data PRDOn(0-12) into buffer PDIBn + (0-12).
- c. The memory map resets the usage bit (PRDI12-).
- d. The memory map generates a trap in request (TPIF-1 low).
- e. When the processor acknowledges the trap-in request, the memory map places the read-back data onto the I/O bus for transferal to the processor.

The data flow for the map loading operation with port A of the mainframe memory is shown in figure 4-11. The data flow begins with the memory map sending a logical address EBnn-I(0-15) to the processor via the I/O bus (this occurs during the PFRYF+ phase of the DMA transfer). The processor sends the address to the mainframe memory mapped or unmapped depending on whether the memory map is active or inactive. Data contained at this physical address are then transferred to the processor as MPDAn-(0-17). To complete the loading operation, the processor then loads the data into the memory map via the I/O bus.




VTII-2059

Figure 4-11. Data Flow for Map Loading Operation

The data flow for the map read-back operation with port A of the mainframe memory is shown in figure 4-12. As in the loading operation, the data flow begins with the memory map sending a logical address EBnn-I(0-15) to the processor via the I/O bus (during the PFRYF+ phase of the DMA transfer). During the PDRYF+ phase, the memory map transfers RAM-array data onto the I/O bus and the processor transfers this data to the memory data bus. As in the loading operation, the processor applies the memory address to the mainframe memory and memory map. Data on the memory data bus are then written into the mapped physical address, thus completing the read-back operation.

Timing waveforms for the memory-map loading and readhack operations are shown in figures 4-14 and 4-15.



YT11-2064

Figure 4-12. Data Flow for Map Read-Back Operation

4.3.27 Mode Switching Control

This section controls switching of the memory-map modes of operation. As described in section 3.4, the modes of operation can be switched as follows:

- a. Executive mode to inactive mode
- b. Inactive mode to executive mode
- c. Executive mode to user mode

d. User mode to executive mode

Timing waveforms for the mode switching operations are shown in figures 4-24 through 4-27.

4.3.28 Interrupt Control

This section provides interrupt control signals for the memory-protection and DMA-completion interrupts:

The following events occur with a memory-protection interrupt (for timing waveforms see figure 4-23):

- a. The memory map detects an error (PANYER + high).
- b. The memory map synchronizes with the interrupt clock (PIUCX+), and raises an interrupt request (PBINTE+ high) which in turn sets the I/O bus interrupt request (IURX-I low).
- d. On the negrtive-going transition of PIUCX+, the memory map resets the interrupt request (IURX-I high).

The following events occur with a DMA-completion interrupt (for timing waveforms see figure 4-16):

- a. A DMA transfer operation is complete when either the word-transfer counter is set to zero (PWCZ- low) or an error termination is detected (PDMTRM + high).
- b. The memory map synchronizes with the interrupt clock (PIUCX +) and sets an interrupt request (PIURF + high) which in turn sets the I/O bus interrupt request (IURX- I low).
- From this point on, the operation is the same as in steps c and d of the memory-protection interrupt.

4.4 MEMORY MAP TIMING LET THE TOURS

This section provides timing waveforms for the various of agree of the various memory map operations. The operations with their figure: The Figure 4-21, In numbers are listed below: The figure of the figure of the figure in the figure of the figure and the figure of t

Figure 4-13, Programmed I/O Data Transfer

Figure 4-14, Memory-Map Loading via High-Speed DMA

Figure 4-15, Memory-Map Read-Back via A 14 to 15 Read Florid Ala High-Speed DMA

Figure 4-16, Memory-Map Loading/Read-Back Termination

Figure 4-17, Memory Mapping has the transplant of the state of the sta

Figure 4-18, I/O and Halt Error of the section Detection

Figure 4-19, Jump-Error Detection

Figure 4-20, Unassigned and Writing Error Detection

Figure 4-21, Instruction-Fetch Error Detection

Figure 4-22, I/O Data-Transfer Error Detection


Figure 4-23, Memory Protection Interrupt

Figure 4-24, Executive-Mode to Inactive-Mode Switching

Figure 4-25, Inactive-Mode to Executive-Mode Switching

Figure 4-26, Executive-Mode to User-Mode


Figure 4-27, User-Mode to Executive-Mode seems to place the process of the seems to be a Switching





PEBN+ (0-15)


V771-2061

Figure 4-13. Programmed I/O Data Transfer











YY11-2096

Figure 4-18, I/O and Halt Error Detection




VT11-2067

Figure 4-19. Jump-Error Detection




YTH-7648

Figure 4-20. Unassigned and Writing Error Detection




VT11-2069

Figure 4-21. Instruction-Fetch Error Detection



VTII-7670

Figure 4-22. I/O Data-Transfer Error Detection



VT11-2071

Figure 4-23. Memory Protection Interrupt




Figure 4-24. Executive-Mode to Inactive-Mode Switching




Figure 4-25. Inactive-Mode to Executive-Mode Switching

YTI1-2073




Figure 4-26. Executive-Mode to User-Mode Switching




Figure 4-27. User-Mode to Executive-Mode Switching

VTI1-2875

SECTION 5

MAINTENANCE

Maintenance personnel should refer to the discussion of the Megamap Test Program included in the MAINTAIN III.

Reference Manual. This test program verifies correct operation and isolates malfunctions of the SPERRY UNIVAC memory map and megamap options for V70 series computers.

5.1 TEST EQUIPMENT

The following test equipment and tools are recommended for memory map maintenance:

- a. Oscilloscope, Tektronix type 547 with dual-trace plug-in unit or equivalent.
- b. Multimeter, Triplett type 630 or equivalent.
- c. Soldering iron, 15-watt pencil type.

5.2 CIRCUIT BOARD REPAIR

The memory map board is a four-layer PC board. The two outer layers provide signal interconnections for the circuit components. The two inner layers provide low-impedance ground and power-voltage distribution, and 90-ohm microstrip transmission lines for all signals. The ICs contained

on the board consist of LSI memories; MSI multiplexors, decoders, and registers; and SSI gates and flip flops.

arene et à la comme a conse

If it has been determined that circuit board repair is required, it is recommended that the Sperry Univac customer service department be contacted so that a new circuit board can be installed in the user's system and the faulty one returned to the factory for repairs. However, if the user decides to perform his own repairs, extreme caution should be used so that the circuit board is not permanently damaged. Approved repair procedures should be followed such as the ones described in document IPC-R-700A prepared by the Institute of Printed Circuits.

5.3 CIRCUIT-COMPONENT IDENTIFICATION

For IC components, the memory map board has location coordinates that are used in the logic diagrams as reference designations. For example, a flip-flop designated C8 in the memory map logic diagram is in the IC package at location row C column 8 on the memory map board. For discrete components, the reference designations used in the logic diagrams appear on the circuit board adjacent to each component.

Parts lists in the system documentation package provide a cross reference between SPERRY UNIVAC and the manufacturers part numbers.

SECTION 6

MNEMONICS

| | sents an alphabetized list of memory map is with definitions. | Mnem onic | Description | | |
|---------------------------------------|---|--|---|--|--|
| mnemonic. The | signs are included at the end of each plus sign indicates the signal is at a high | DRYX-I | Data ready for normal DMA operation. | | |
| minus sign indi | en its function is being performed. The cates the signal is at a low logical level | EBnn- I(0-15) | 1/O-bus data. | | |
| logical inversion an opposite sign | n is being performed. A signal that is the of another uses the same mnemonic with these signals are complements of each | FRYF-1 | Function ready for high- speed DMA operation. | | |
| othe r . | Turber (1997) | FRYX-I | Function ready for normal | | |
| I/O bus signal m | nemonics and with -1. | | DMA operation. | | |
| Mnemanic | Description Section Section 1997 | IDN C- | I/O done signal from option board. | | |
| AREAD- | Read/write signal from the Program of PMA option. A low level and required | IOKn- I(1-4) | 1/0 key bits from BIC. | | |
| · | indicates a PMA reading operation. | IUAF-1 | Interrupt acknowledgment for high-speed DMA operation. | | |
| BIMES-I | Stops a DMA transfer due to an error during a memory-mapping operation. | IUAX-I | Interrupt acknowledgment for normal DMA operation. | | |
| вімю- | Indicates an I/O instruction error has occurred. | IUCF-I | Interrupt clock for high- speed DMA operations. | | |
| BINTE- | Memory-protection interrupt and priority. | IUCX-I | Interrupt clock for normal DMA operation. | | |
| | • | IURX-I | I/O-bus interrupt request. | | |
| BTMES-1 | Stops a PMA transfer due to an error during a memory-mapping operation. | IWLMC- | I/O-write left byte. | | |
| • | | IWRMC- | 1/O-write right byte. | | |
| CACIDE + | Used by the processor to transfer instruction-decoder | MAKO+ | From processor, indicating | | |
| | store address bus. | - | the PMA memory request has been acknowledged. | | |
| CIDHLT+ | Indicates that the processor has decoded a half instruction. | MFC - Linux MFC- Linux | Processor full clock. | | |
| CIDIO+ | Indicates that the processor | MHC- | Processor half clock. | | |
| | has decoded an I/O instruction. | MHGY- | Inhibits all memory access | | |
| CIDJMK+ | Indicates that the processor has decoded a jump-and-mark instruction. | to the second of | on port A of the mainframe memory. | | |
| DJUMP+ | Indicates that the program has been directed to the effective jump address | MHGYn- (1-3) | Inhibits all memory access on port A of the expansion memories. | | |
| | of a jump instruction. | мнмү- | Inhibits all memory access | | |
| DRYF-I | Data ready for high-speed DMA operation. | | on port B of the mainframe memory. | | |
| | · | | | | |

| Mnemonic | Description | Moenionic | Description |
|---------------------|---|------------------------|--|
| MHM Yn-(1-3) | Inhibits all memory access on port 8 of the expansion memories. | | Map memory address bits. |
| MIMCn + (0,1) | Contains bits 0 and 1 of the IM field to specify a | MY1Dn~ (0-17) | Memory data for expansion |
| | reading or writing operation. | MY2Dn~ (0-17) | Memory data for expansion memory 2. |
| MIRAB+ | I/O memory request. | MY3Dn - (0-17) | Memory data for expansion |
| MRMYA- | Memory-map memory request of port A. | OINT- | memory 3. |
| MRMYB- | Memory-map memory request of port B. | ONVI | Memory protection internal internupt. |
| MRQY- | Mainframe memory request: | PG4KEN + | Enables the 64K mode of a contraction. |
| MRQYn-(1-3) | Expansion memory requests. | PACTEX- | Results from the decoding of the second of instruction EXC2 0146. |
| MESZA- | Memory sequencing flip-flop operation in processor. | PACTV+ | Indicates that the memory |
| MWLY+ | Mainframe-me rnory write, left byte. | PADR46+ | Indicates that device address 46 is decoded. |
| MWLYn+(1-3) | Expansion-memory write, left byte. | PADSEL+ | Device address selector. |
| MWR Y + | Mainframe-memory write, right byte. | PANYER + | Indicates that the memory - |
| MWRYn + (1-3) | Expansion-memory write, right byte. | PSINTE+ | Interrupt priority output. |
| MYAn + (0-15) | Mainframe memory address | PBEMES + | Enabling signal to stop a DMA transfer due to an error. |
| MYA1n + (0-15) | Address bits for expansion memory 1. | PBI CKn + (0-3) | BIC key bits. |
| MYA2n + (0-15) | Address bits for expansion memory 2. | PBINIO + | Memory-map I/O-instruction error flag. |
| MYA3n + (0-15) | Address bits for expansion memory 3. | PBINRS+ | Memory-map interrupt stress and gresponse flag. |
| MYDAn- (0-17) | Mainframe, memory data, including port A. | PBINTA + | Enables the interrupt address. |
| MYDBr (0-17) | Mainframe memory data, port B. | PBUFE- | Enables buffer data PDIBN+(0-12) to be transferred onto the I/O bus. |
| MYKAn + (16-19) | PMA key bits, port A. | PSUFF+ | Buffer-full flag. |
| МҮКВл + (16-19) | PMA key bits, port B. | PCLMEX- | Removes the executive- |
| MYMAn + (9-15) | Map memory address bits, port A. | PDIBn + (0-12) | Output of buffer in the I/O bus data multiplexor. |

| Mnemonic | Description | Mneroonic | Description |
|------------------|---|----------------|--|
| PDMAn + (0·15) | Outputs of DMA memory-address counter. | PDMTRM + | Terminates a memory-map loading or read-back operation due to an error. |
| PDMAER + | DMA error flag. Indicates that a read-back operation is in progress. | PDTIX + | Indicates the data phase of an input data transfer. |
| PDMAOE + | Enabling signal for memory map loading operation. | PDTOX+ | Indicates the data phase of an output data transfer. |
| PDMAOT+ | Indicates that a memory- map loading operation is in progress. | PDTPF+ | Indicates the data phase of a memory map loading or read-back operation. |
| PDMAR Q + | Memory-map loading or | | Enabling signal for the data phase of the memory map leading or read-back operation. |
| PDMCMP+ | Indicates that a memory map loading or read- | PDTXn + (0-15) | Output of the first multiplexor of the I/O-bus data multiplexor. |
| Contactor . | completed. | PDWIOC+ | Delayed write I/O control. |
| PDMERE + | Enabling signal for an error stop. | PEBn + (0-15) | Received I/O bus data. |
| PDMIAE + | Enables an interrupt address at the completion | PEBDn + (0-15) | Output of the I/O bus data multiplexor. |
| | of a memory-map loading or read-back operation | PEBEN+ | Enabling signal for I/O bus drivers. |
| PDMIEN + | Enables an interrupt at the completion of a memory-map loading or read-back | РЕМРЕХ- | Results from the decoding of instruction EXC2 0546. |
| PDMI UR- | operation. | PEMSnE + (1-3) | Enabling signals for the executive-mode states. |
| | completion of a memory-map loading or read-back operation. | PEMSMK- | Executive-mode mask. |
| PDMODP+ | Indicates the data-phase | | Reset for an error design for a count condition. |
| · | of a memory-map loading in the second operation. | PEXCM + | Executive mode. |
| PDMP EX- | Disables the memory protection function of the memory map. | | Enables the decoding of an EXC2 instruction. |
| PDMRCn-(1-3) | Internal (ripple) clock for the DMA memory address counter. | PEXMPB + | Buffered signal resulting from the decoding of the EXC2 0646 instruction. |
| PDMRQP+ | Indicates that a request for a memory-map loading or read-back operation | PEXMSn + (1-3) | Executive-mode states. Decoded address 46 |
| • | has received I/O priority. | | for function ready. |

| กิริกรากอสห ัด | Description . | Miranio nic | Description |
|---|--|--------------------|--|
| PFRYAR + | ready condition ha s occurred when IUAX-1 | PIOWR- | Interrupt request for the |
| PFULAC+ | Full-scaess mode. | | completion of loading/ |
| | • | PIWLRM+ | I/O writing operation. |
| PFUNDE- | Enabling signal for output function decoding. | PJMPER- | Jump error. |
| PHLTER- | Halt-instruction error flag. | PKB1EN- | Enabling signal for key bit 1. |
| PIADn + (0-15) | Output of instruction address | PKBEME+ | Clock for PSEMES+. |
| este este esta esta esta esta esta esta | · · | PKBICK + | Clock for BIC key bits. The party con- |
| PIFECH+ | Instruction fach. | PKBUFF- | Clock for PBUFF. |
| PIFERE+ | Instruction fetch error enabler. | PKOYIX- | Clock for PDTIX+. |
| PIFHER+ | Instruction fetch error, to the second second | PKDTOX- | Cleck for PDTOX+. |
| PIFJMK- | Jump-and-mark instruction (1997) fetch. | PKOTPF- | Clock for PDTPF+. Closes make and |
| PIHMRQ+ | Inhibits memory requests. | PKEY8n-(0,1) | Key bits. |
| PIMAE | Memory address enabler for leading and read-back | PKIHMR- | Clock for PIHMRQ+. |
| | operation. | PKLPMA+ | Clock for PLPMAK+. (* 20 to to to |
| PINAn + (1-3) | Interrupt-address data. | PKMMXn + (0-3) | Output of key multiplexor. |
| PINADM+ | Interrupt address strobe. | PKWC- | Clock for word-transfer |
| PINAE+ | Inactive-mode enabler. | PKWIO C- | Clock for PDIOC+. |
| PINAEX- | Results from the deceding of instruction EXC2 046. | PKYMXE- | Enabling signal in key multiplexor. |
| PINEXC- | Indicates the memory map has entered the executive mode by an interrupt. | PKYMXn + (0-3) | Processor or PMA key bits. |
| PINRF+ | Interrupt response flag | PKYNZ+ | Key is not equal to zero. |
| | read-back operation is complete. | | Loading signal for the buffer in 1/O-bus data multiplexor. |
| PINRXE+ | Interrupt enabler. | PLDIA+ | Loading signal for the provider a sign |
| PIOEKn + (0-3) | I/O-error key bits. | | instruction address register. |
| PIOER+ | I/O data-transfer error. | PLPMAK + | Loads PMA key bits. |
| DIOEDE | 1/O's at a rational course of the | PMAKIR+ | PMA or I/O memory cycle. |
| PIOERE+ | I/O-instruction error set | PMAKYn~ (0-3) | PMA key bits. |
| PIOUER+ | 1/O unassigned error. | PMARn + (0-9) | Output of map-address counter. |

| Muemonic | Description | Massanic | Description |
|------------------|--|----------------------|--|
| PMARCn-(1,2) | Internal clock for map- address register. | PPMAWR- | PMA writing request. |
| PMDXn- (0-17) | Expansion-memory data. | PPRnF+(1-4) | High-speed DMA priority lines. |
| PMDXEN- | Enabling signal for PMDXn- (0-17). | PPRKYn + (0-3) | Output bits from the memory map's key register. |
| PMFCMP+ | Clock for error testing of halt, jump, and I/O | PPRMF+ | Priority input signal for high-speed DMA. |
| PMHGnE + (1-3) | Enabling signals for | PPRMR + | Indicates processor is requesting memory. |
| PMHMnE+ | MHGYn- (1-3). Enabling signals for | PPRMX+ | System interrupt priority input. |
| DEALESCHE I | MHMYn- (1-3). | PPRMXB+ | Buffered PPRMX+. |
| PMIRBF+ PMODSW+ | Buffered MIRAB+. Memory-map mode switching. | PPRNX- | System interrupt priority output. |
| PMPEN+ | Enabling signal for the memory protection function. | PPROWR- | Processor writing request. |
| PMRBPE+ | Enables the memory request to by-pass the inactive memory map. | PRn X− I(1-9) | I/O-bus priority lines. PRIX-I is the highest priority and PR9X-I is the lowest. |
| PMRQnE+(0-3) | Enabling signals for MRQY-, MRQY1+, MRQY2+, and MRQY3- | PRAMAn~ (0-7) | Output bits from the RAM address multiplexor. |
| PfмRQD1+ | Delayed memory request output 2. | PRAMSn-(0-3) | Row selectors for the RAM array. |
| PMRQOI- | Memory request output inhibitor. | PRAMW+ | When high, loads data into the RAM array. When low, enables addressed |
| PMRQOT+ | Memory request output. | | data to be read out of the RAM array. |
| PMRQP A + | Clock for testing unassigned address, instruction fetch, and writing and I/O | PRDIn-(11-12) | Swapping control bits. |
| na en out | data transfer errors. | | Resets the memory map's DMA-transfer logic. |
| PMRQYD+ | Delayed memory request output 1. | PRDOn(0-12) | Output data from RAM * 12 - 12 |
| PMRYDN + | Goes true when memory acknowledgment and memory request are true. | PRIVLG+ | Enabling signal for privileged instructions. |
| PMSWIP+ | Indicates the memory map is in the process of switching from one operating mode to another. | PRMAKn + (0-3) | Input for key multiplexor from either the PMA option or the memory map's key register. |
| POINTE+ | Enabling signal for memory- protection internal interrupt. | PRMWEN+ | Enabling signal for PRAMW+. |

| Masmonic | Description | Macaonic | Description |
|------------------|---|----------------|--|
| PROFR O + | Indicates that only operand fetches are permitted. | PWIOC- | Loads the initial map address into the map-address counter. |
| PRWRrr-(11,12) | Read/write control signals for bits 11 and 12 of the RAM array. | PWRE R- | Indicates a writing error. |
| PSDM EX- | Starts a memory-map DMA transfer. | PWRFUA- | Writing into a full-access page. |
| PSEDMA+ | Senses if the memory map is performing a DMA operation. | PWRK C- | Write-key control signal. Loads data into key register, 64K-memory register, and executive-state register. |
| PSE! 'n + (0,1) | Decoding bits for a SEN instruction. | PWRT- | Writing request. |
| PCENEN+ | Enabling signal for SEN instruction. | PXFRW- | Loads data into the |
| PSIn + (0,1) | | FYD123+ | Memory acknowledgment from expansion memory 1, 2, or 3. |
| PUADn + (0-15) | Output bits from unassigned address register. | туримр+ | Delayed memory scknowledgment from expansion memory 1, 2, or 3. |
| PUASER+ | Indicates an unassigned address error. | SERX-I | 1/0-bus sense response. |
| PUNASG+ | Indicates an unassigned page. | SPFA- | System power failure alarm. |
| PUSAGW+ | Writing strobe for usage bit. | SRSY- | System reset. |
| PUSERM + | User mode. | SYRT-I | 1/O bus system reset. |
| PUSRE+ | Enabling signal for user mode. | TPIF-I | High-speed trap-in request of I/O bus. |
| PUSREX- | Switches memory map from executive mode to user mode. | TPOF-1 | High-speed trap-out request of I/O bus. |
| PWCRCn-(1,2) | Internal (ripple) clock for word-transfer counter. | YDNMA+ | Memory acknowlegment from port A of mainframe memory. |
| PWCZ- | Output of word-transfer counter. | YDNM8+ | Memory acknowlegment from port B of mainframe memory. |
| PWIMA- | Loads the initial memory address into the DMA memory-address counter. | YDNMn + (1-3) | Memory acknowledgments from expansion memories. |

| ſ | REVISIONS | | | | | | | | | | |
|--------|---|------|---------------|-------------|-------------------|---|---|--|--|--|------------|
| | | REV | EN | CHG CODE | | | DR | APPD | | | |
| 1 | | Α | 82693 | | PRC | PRODUCTION RELEASE | | | | | |
| 1 | 01A1541 | В | 82782 | 1 | ADD | DDED PAR. D TO NOTE 10.1 | | | | | |
| 1 | A!C | | 82976 | | ADD | ED NOT | 3 | 1210 5-29-74 | | | |
| 1 | | C | 82337 | | ADE | DED NO | TE 11.3 C | N PAGE 4 | | Ð | 5-29-14 |
| | DWG NO. | | 83042 | | | | DED TO TAB BLK & NOTE 5 ADDED NOTE 5.1 & PG 13 | | | | |
| | | 0 | 83718 | ١ | | ED NOT | | | | 51 | 4/15/75 |
| | | 山 | 8378 <i>0</i> | 2 | 51 70 DI 70 DI | 13, REMOV E AT BO | ED "I/O PO OTTOM. AD EDO3 & LAS | AWN SHI DRT" & ADDED DDED SH. T COLUM |) 14. | 27 | M. 4/14/15 |
| | | F | 83786 | 2 | 53L | | 5H-3 PARA | 00872 WAS L 4.0 b.53P | ⊘ 873 | SJ | 56.5 |
| | | G | 84097 | 1 | 707 | TE 10.3 \ | WAS TO CO | NN 16-13 | • | 27 | 9/30/ |
| 1 | | T | • | | | T. | ABULATION | | | | |
| | | | PART N | | | MODEL NO. | REMA | RKS | OTHER O | | 12 |
| l | | _ | 01P154 | | | 7X-3300 | | | | | |
| | | - | 01P154 | | | | | Cable, 7" Chassis | Top desire to the second secon | · | |
| | | - | 01P154 | | | na proposali di Salamani (Maraya (Maray | | Cable, 14" Chassis | | or FPP | |
| ı | • | | 01P154 | 1-003 | | | With DC Pwr | Cable, 14" Chassis | None | | |
| | | | | • | | FOR PARTS | LIST SEE 01P154 | | | • | • |
| | NEXT ASSEMBLY MODEL NO. END ITEM V73 varian data machines /a varian subsidiary 2722 michelson drive / irvine / california / 92664 | | | | | | | | | | |
| | DR | 7 | USV. LL | 1971 | 1.8-74 | CODE | 21101 | TITLE | | | |
| L | СНК | R | Dylor | w.s | 1-23-74 | IDENT NO. | | MEMORY MA | P OPTIO | Ν | |
| | DSGN | 1 - | | | | | IT MAY CONTAIN | | | | |
| \int | ENGF | 7/2) | Toping | AL | 1/27/2 | SUCHINFORM | ATION MAY NOT BE | SIZE DWG NO. | | | REV |
| | APPD DISCLOSED TO OTHERS FOR ANY PURPOSE OR USED TO PRODUCE THE ARTICLE OR SUBJECT, WITH- OUT PERMISION FROM VDM. SHEET 1 OF 16 | | | | | | 41 | | к | | |
| | | | | | | | SHEET 1 OF | 16 | and Arthur A | THE PERSON NAMED IN COLUMN 2 IS NOT THE OWNER. | |

OF 16

| A COURSE | REVISIONS | | | | | | | | |
|----------|-----------|-------------|--|-----|----------|--|--|--|--|
| REV | EN | CHG CODE | DESCRIPTION | DR | APPD | | | | |
| Н | 84226 | 2 | SH. 7. ADDED SEC. 18.0, RENUMBERED SHEETS | LKC | 13/15/76 | | | | |
| J | 84233 | 3 | REVISED NOTE 2 & ADDED FIGURE 5 | LKC | 126 | | | | |
| K | 84762 | 3 | SH.10, 11, \$12 - CONFIGURATION STD WAS PORT A | LKC | 13-15-76 | | | | |

NOTES: UNLESS OTHERWISE SPECIFIED

1.0 This drawing provides for a Memory Map Board (DM 399) to be used in the V.D.M. V70 series computers.



Identify per specification 98A 1163 (Reference Figure 5)

3.0 Table I lists all of the discretionary wiring features of the Memory Map Board along with the standard configuration as manufactured and tested by VDM. In the Table, the column headings are defined as follows:

3.1 CONFIGURATION

STD. - The standard test configuration as assembled prior to discretionary system wiring. "X" is the standard. "N/C" means no connection.

SYS. ENGNG. - An "X" should be placed in the appropriate column and line to indicate the module version and the actual module configuration as specified by the system engineer.

FUNCTION - The name of the feature under consideration.

LOCATION - Name of the discretionary wiring location as specified on the board assembly drawing 44E0685.

ALT. CONFIG'S. - The way the feature may be wired on completion of system test. This wiring is specified by the VDM systems engineer.

- 4.0 Power for the map may be provided in one of three ways as follows:
 - Use 01P1280-004 (115 VAC) or 01P1280-005 (230 VAC) power supply and cable 53P0872.

| All varian data machines | CODE IDENT NO. | 01A1541 | K |
|--------------------------|-------------------|------------|------|
| 1 varian sobsidiary | 21101 | SH 3 CF 16 | 1357 |

- b. Use 53P0873 cable as second cable from a V73 main power supply (01P1320) if sufficient excess +5V logic power is available.
- c. Use specially designed power supply arrangement.
- 5.0 Examples of module interconnection in V73 system with memory map are shown in Test Cable Set Option, P/N 01A1450. (For -000 and -001) (Ref. Fig. 2)
- 5.1 Examples of module interconnection in reconfigured V73 systems and V72, V74 systems with memory map are shown in test cable option P/N 01A1665 (For -002).
- (Ref. Fig. 3)
 6.0 Mapping for dual port memory requires one map per port.
- 7.0 System Memory Lockout Configurations.
- 7.1 The map allows extension of one of the port lockout function (MHGY- or MHMY-) to MHGY- or MHMY- on any expansion bus. Figure 1 illustrates a typical memory lockout configuration in which PMA Hog requests drive the MHGY- signal received by the map and drives out to the appropriate expansion memory busses as MHGYX- or MHMYX- (X=1, 2, 3).
- 8.0 Power Failed and Memory Reset
- 8.1 The map allows extension of power failed and memory reset (SPFA- and SRST- on any expansion bus. SPFA- or SRST- on each expansion bus can be either terminated or passed on to next expansion bus.
- 9.0 Memory Expansion
- P.1 The map uses three memory expansion cables to drive three memory buses. Each cable can be an A port (pass A terminate B port) or a B port (pass B terminate A port) cable. Details of memory expansion can be referred to documents #01P1582-000, #01P1582-001, and #01P1582-002.
- 10.0 Processor Board Requirements
- 10.1 A. BINS (Memory Protect Present) must be wired to ground.
 - B. The following modifications to the V73 Processor Board (44P0614), using DM 353 Rev. B and Rev. D printed wiring boards, are required:
 - 1) Install EN 81749. This EN supplies needed control terms to the memory map.
 - 2) Cut etch near connector pin J06-04 on the circuit side of the board.
 - C. The following modifications to V73 processor boards (44P0614), using DM 353 Rev. B through Rev. AA printed wiring boards, are required:
 - 1) Add a jumper on circuit side of the board from connector pin J06-04 to 1.C. pin T4-2.
 - 2) Add a jumper on circuit side of the board from connector pin J06-42 to I.C. pin L4-3.
 - D. For processor boards using DM 353 Rev. AG and lower printed wiring boards install EN 82650-01 rework.



CODE IDENT NO. **21101** 01A1541 K SH 4 OF 16 REV

- 10.2 Configure jumpers at locations 23, 24, 25 and 26 per Note/Sand the Chart on Sheet 6 of 01A1331.
- 10.3 For Processor Boards using DM353 Rev AS and lower remove jumper wire from F15-4 to F15-7 and add jumper wire from F15-4 to Conn J6-12; using DM353 Rev AT and above remove jumper clip L1-L2 and add jumper clip L2-L3.
- 11.0 Option Board Requirements
- 11.1 The following modifications to the V73 Option Board (44P0619), using DM 357 Revision B and Revision D printed wiring boards, are required:
 - a. Install EN 81690. This change replaces the memory protect of the option board with the memory protect of the memory map.
 - b. Install EN 81872. This EN eliminates connector conflicts between the option board and the memory map on J3.
 - c. If memory map is installed on "Memory Port A" rework as follows:

Lift IC F14-9 and K6-11 Jumper F14-9 to K6-11 (Lifted Pins) Jumper F14-9 (Lifted Pin) to wire wrap pin B50

d. If memory map is installed on "Memory Port B" rework as follows:

Lift IC F14-1 and K6-13 Jumper F14-1 to K6-13 (Lifted Pins) Jumper F14-9 (Lifted Pin) to wire wrap post A25

- 11.2 The following modifications to the V73 Option Boards (44P0619), using DM 357 Revision B through Revision AC Printed Wiring Boards, are required:
 - a. Cut the etch near the connector pin J06-42 on the circuit side of the board.
- 11.3 The following modifications to the V73 Option Boards (44P0619), using DM 357 Revision T through Revision AC Printed Wiring Boards are required:
 - a. Cut etch on circuit side at connector pin J3-30, 32, 34 and 36.
- 12.0 BTC Requirements
- BTC #44P0629-001 is used for a system with PMA and Memory Map. The following wires should be added to the I/O expansion chassis to accommodate the map error stop signal (BTMES-I):
 - a. JX-94 to JY-96 and JZ-94
 - b. JX-95 to JY-98 and JZ-95

where JX is the I/O cable slot, JY is the BRC slot and JZ is the terminator slot.



13.0 **BIC** Requirements

- BIC #44P0689-003 is used for a system with map. The following wires should 13.1 be added to the I/O expansion chassis to accommodate the map error stop signal (BIMES-I) and I/O key bits (IOK1-4-I):
 - JX-93 to JU-93 JZ-93 a. and
 - Ь. JX-95 to JU-95 and JZ - 95
 - JX-109 to JU-109 and JZ-109 c.
 - d. JX-110 to JU-110 and JZ-110
 - JX-111 to JU-111 and JZ-111 e.
 - f. JX-112 to JU-112 and JZ-112
 - JX-113 to JU-113 and JZ-113 g.
 - JX-114 to JU-114 and JZ-114

where JX is the I/O cable slot. JU is the BIC slot and JZ is the terminator slot.

14.0 DCA Requirements

- The following wire changes should be made to DCA for a system with map: 14.1
 - Delete: J03-30, J03-32, J03-34, J03-36, From RT 30. α.
 - Ь. Add: J03-29 to J01-109 (IOK1-I) J03-30 to J01-110 (IOK2-I) J03-31 to J01-112 (IOK3-I) J03-32 to J01-113 (IOK4-1)
 - J03-27 to J01-94 (BTMES-I)
 - J03-34 to J01-93 (BTMES-I)
 - J03-33 to J01-95 (RETURN)
 - J03-35 to J01-111 (RETURN)
 - J03-35 to J01-114 (RETURN)
 - J01-32 to J03-28 (RT 30) J01-34 to J02-34 (RT 34)
- 15.0 I/O Terminator Requirement
- 15.1 Terminator shoe #44P0630-000 should be replaced by #44P0664-000 on the I/O expansion chassis in a system with map installed.



arian data machines

CODE IDENT NO. 21101


01A1541

K

0= 16

- 16.0 For additional information, refer to the following documents:
 - v73 Processor Board
 Option Drawing #01P1331
 - b. V73 Option Board
 Option Drawing #01P1332
 - c. V73 WCS Board
 Option Drawing #01P1444
- 17.0 For cable connections on front edge of boards see sheet 12 of this drawing.
- 18.0 On all assemblies with DM399 Rev "L" and above priority out is provided as a jumperable item on J3 Pin 21. This is provided for special non-standard system configurations. Normally, the priority line would end at the map. To use this feature, jumper E14 to E86.

arian data machines




| · Š | | 4.11 | | | | SPECI | FICATION FO | R MEMORY MAP MODULE | | 12 Y |
|--|------------|----------------------|-----|----------------|---|---|--|--|--|--|
| | | col | | URAT ENG | | FUNCTION | JUMPER CL | JUMPER CLIP LOCATIONS (F/N 4) | | ONFIGURATIONS |
| The second second | | STD. | 000 | EING | NG | | | LOCATIONS WHERE WIRE UIRED IN PLACE OF (F/N4) | | eccuminate exp |
| | | X I/O Device Address | | • | E3-E2 E3-E4 | | I/O Device Add | ress = 56 | | |
| on vertices and supplied to the supplied of the supplied to th | X | | | | Map Loading/Reading High Speed DMA Priority | *E7, E10, E13 should be wired to the High Speed DMA Chain such that the Map Loading/Reading has the Lowest Priority of all high speed DMA users. | | | CONTRACT OF THE PROPERTY OF TH | |
| 2 | | X | | | | Normal DMA Priority to enable Map Loading/ Reading and Complete Interrupt | normal DM | 19 can be wired to any A Priority Chain. E18 is in and E19 is the Priority | | esired, only E18 should Normal DMA Chain |
| THE CHARLES THE THE | | X N⁄C | | | | Map Loading/Reading Complete Interrupt Enable | E22-E20 E22-E21 | Interrupt Enabled (Standard) Interrupt Disabled | This interrupt is o Vortex II System | P- |
| ee annee | | Х | | | | Key Select | E23-E25 | Select Map | E24-E25 | Select |
| SAPE CONTRACTOR | | Х | | | | From Processor | E26-E28 | Key Register | E27-E28 | Processor ! |
| N. C. | | X | | | | Key Bus or | E29-E31 | (Standard) | E30-E31 | Key Bus |
| | | Х | | | | Map Key Register | E32-E34 | | E33-E34 | |
| | 3,752/\$ | Х | | - | | Privileged Instruction Enable | E35~E36 | Privileged Instruction Enabled (Standard) | E35-E37 | Privileged Instructions Disabled |
| 01A1341 9 OF | 0101541 | Х | | | | Executive Mode Enable | E39-E40 | Executive Mode Enabled (Standard) | E38-E40 | Executive Mode Disabled |
| <u> </u> | A. A. | | | | | | | | | |
| | | | | | | | | | | |
| | ۲ <u> </u> | | | . selte, adam. | . 200 | and the street of the surface of the street | k kanasakan wa undang paga di dinakan ing | nde - 1118 - 2114 - 2114 and dilines madel lance 1890 vers seathantsallings. | n andrewerin anne an eile se est ne stell da est die bestellichte. Est ein | والمتعارض والمتع |

| \$ | | | | | SPE | £ | | |
|--|-----------------------|-----|-----|------|--|--|---|--|
| | со | | | LION | FUNCTION | JUMPER CLI | P LOCATIONS (F/N4) | ALTERNATE CONFIGURATIONS |
| 7 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - | STD | 983 | ENG | NG | | 1 | DCATIONS WHERE WIRE RED IN PLACE OF (F/N4) | C. The open and |
| Str. 199 Officers | X X X X X | | | | Memory Lockout On Memory Bus 1, 2, and 3 | E44-E45 [| Memory Lockout Disabled (Standard) | Bus 1 Memory Lockout Enabled Port A Port B E42-E43 E50-E52 Bus 2 Memory Lockout Enabled Port A Port B E45-E46 E53-E55 Bus 3 Memory Lockout Enabled |
| NAT ZO | | | | | | | | Port A Port B E56-E58 |
| Z N | X | | | | Memory Request Delay #1 | E60, E61, E6 E66, E67, E6 a Total Delay | pe wired to either 52, E63, E64, E65, 58, E69, E70, to give of 80 Ns between PMRM PMRQYD+ (E72) | ++ |
| ACTUAL LAFT COLORGE ARTHURS AND THE COLORGE ARTHURS AN | X | | | | Memory Request Delay #2 | E60, E61, E6 E67, E68, E6 | De wired to either 52, E63, E64, E65, E66, 59, E70 to give a Total De Etween PMRMY+ (B15-4) D1+ (E72) | ay |
| A PROPERTY OF THE PROPERTY OF | ŊC | | | | Memory Lockout on Bus 0 | Port A C31-B31 | Port B B31-A31 | C31-B31 A Port Lockout B Port B31-A31 B Port Lockout A Port |
| OIAI541 OF 16 SSY | PORT B | | | | Memory Port Connection | Port A B1-C1 B2-C2 B3-C3 B4-C4 B5-C5 B6-C6 B7-C7 B8-C8 | Port B A1-B1 A2-B2 A3-B3 A4-B4 A5-B5 A6-B6 A7-B7 A8-B8 | If PMA is used and mapping of only one port is required, then map, option board, and processor should be put on B Port. Mapping two ports requires one map board on each port. |

| ¥ | 1 | SPECIF | | | | | TION FOR MEN | ORY MAP MODULE | | | |
|---|---------------------|---------------|-----|----------------|----------|---|--|--|--|--|--|
| * | , | CONFIGURATION | | | | | JUMPER CLI | IP LOCATIONS (F/N 4) | | | |
| \$ v. | | FINCTION | | | FUNCTION | *INDICATES LO | OCATIONS WHERE WIRE | ALTERNATE CONFIGURATIONS | | | |
| ž. | | STD | 000 | | | • | | RED IN PLACE OF (F/N4) | | | |
| 4 | | .is | Ö | | | | | | | | |
| * | | | | | | Memory Port | Port A | Port B | | | |
| ş. | | | | | | Connection (Continued) | B9-C9 | A9-B9 | 1 | | |
| 4 | 77 J 77 J 78 J | | | | | Connection (Continued) | B10-C10 | A10-B10 | | | |
| 1 1 | <u>.</u> | | | | | | B11-C11 | A11-B11 | | | |
| ð ā | ည် သ | | | | | • | B12-C12 | A12-B12 | · | | |
| • | | | | | | | B13-C13 | A13-B13 | • | | |
| ¥ | | | | | | | B14-C14 | A14-B14 | | | |
| 1 13 | | | | | | | B15-C15 | A15-B15 | | | |
| - | | | | | | | B16-C16 | A16-B16 | · · | | |
| | 1 | | | | | • | B17-C17 | A17-B17 | | | |
| | ' (1 m) | | | | | | B18-C18 | A18-B18 | | | |
| ¥ | | | | | | | B19-C19 | A19-B19 | | | |
| j. | | | | | | | B20-C20 | A20-B20 | • | | |
| esta. | | | | | | | B21-C21 | A21-B21 | · · · · · · · · · · · · · · · · · · · | | |
| 120 A | | | | | | | B22-C22 | A22-B22 | | | |
| | | | | | | • | B23-C23 | A23-B23 | | | |
| T T | | | | | | | B24-C24 | A24-B24 | | | |
| No. | : | | | | | | B25-C25 | A25-B25 | • | | |
| Ě | | | | | | ٠. | B26-C26 | A26-B26 | | | |
| | | | | | | | B27-€27 | A27-B27 | | | |
| 8 | | 8 | | | | | B28-C28 | A28-B28 | | | |
| Ž. | | PORT | | | | | B29-C29 | A29-B29 | | | |
| | • | 7 | | | | | B30-C30 | A30-B30 | | | |
| 7 (1) | j | | | | | · | B32-C32 | A32-B32 | | | |
| Site. | | i i | | | | | B33-C33 | A33-B33 | | | |
| - m | V10 | | | | | | B34-C34 | A34-B34 | | | |
| - A | > | | | | | | B35-C35 | A35-B35 | | | |
| C | 54 | | | | | | B36-C36 | A36-B36 | • | | |
| 1 11 11 11 11 11 11 11 11 11 11 11 11 1 | | | · | | | | B37-C37 | A37-B37 | | | |
| 20 | | | | | | | B38-C38 | A38-B38 | | | |
| 8 | Marian and American | Ē | | | | | B39-C39 | A39-B39 | | | |
| 9 .O | ス | | | | | | | | | | |
| 100 A | والارا فيورونو | | | المنسدة الاداء | | e annu um sibr de mais handeliga aller estabas had an um um um um e e e estab | Le production des la company de la compa | ii aktimaaiiiiiia saas ee gaaaree, cojii aa aa aa aa aa aa a | آن دو له د د معد ب مهدر و د فالمستشك هذا تطبيك الدائي من وطالعا العلاقة الأكام مستد الفاد ما والاستدار وال | | |

| | | | Mad Shaper back | 6 | SPECIFICATION FOR MEMORY MAP MODULE | | | | | | | |
|---------------------------------------|------|---|-------------------|---------------|--|-------------|--|--|--|--|--|--|
| | | | URAT | | FUNCTION | | P LOCATIONS (F/N4) OCATIONS WHERE WIRE | ALTERNATE CONFIGURATIONS | | | | |
| varian data machines | ST | 8 | | | | · · | RED IN PLACE OF (F/N4) | | | | | |
| dat wester | | | | | Memory Port | Port A | Port B | | | | | |
| Ştl Di | | | | | Connection (Continued) | B40-C40 | A40-B40 | | | | | |
| nac | 2.0 | | | | | B41-C41 | A41-B41 . | | | | | |
| ä | | | | | | B42-C42 | A42-B42 | • | | | | |
| n es | | | | | | . B43-C43 | A43-B43 | | | | | |
| <i>"</i> | | | | | | B44-C44 | A44-B44 | | | | | |
| | 80 | | | | | B45-C45 | A45-B45 | | | | | |
| DENT N | PORT | | | | | B46-C46 | A46-B46 | | | | | |
| # Z O | 2 | | | ĺ | | B47-C47 | A47-B47 | | | | | |
| 글들이 | | ' | | | | B48-C48 | A48-B48 | • | | | | |
| 3 0 N | | | | | | B49-C49 | A49-B49 | | | | | |
| 9 | | | | | | B50-C50 | A50-B50 | | | | | |
| | | | | | | B51-C51 | A51-B51 . | | | | | |
| | Ŋ | | | | Memory Expansion | J8, J9 to | Memory Bus 1 | Connected if Memory Expansion | | | | |
| | | | | | Connection | J12, J13 to | Memory Bus 2 | is used. | | | | |
| | | | | | | J10, J11 to | Memory Bus 3 | | | | | |
| | Х | | | | Map Read Back Enable | E76-E74 | Enabled | 1 | | | | |
| | Ŋ | | | | | E76-E75 | Disabled | (If the map is used to map the stand alone PMA) | | | | |
| | Х | | | | Key MUX Select | E77-E78 | | | | | | |
| | X | | | | Control | E81-E80 | | | | | | |
| SHO | NC | | | | | • E77-E79 | | (If the map is used to map the | | | | |
| 01A1 | MC | | | | riikiteen kukkiin doon ood oo laa diibadakkiikkaadaaliik edhiinka kuun, dii adhiinka | E81-E82 | tan Marian maga site dijina sala cigi. a magip antan ya a miningi katika kata ya ka magina katika sala magina | stand alone PMA) | | | | |
| 541 | X | | | | Memory Protect | E85-E83 | Enabled | (If the map is used to map the | | | | |
| J. 3 | NC | | | | | E85-E84 | Disabled | stand alone PMA) | | | | |
| 10 | | | | | • | | | | | | | |
| ····································· | | | | · | | | | | | | | |
| | | | | | | - | | | | | | |
| | |) | - union materials | | e commune e une consentation. El el como delibrar elécule base EBS e les des de la cellés e el cellés e el cel | | and the book described of the Black and a second of the fact and a second of the secon | 201 Age at the 20 section of Principles State 12 for the Atlantice State | | | | |



FOR -000 & -001




varian data machines

CODE
IDENT NO.
21101


0141541


SH 13 OF 16



FOR-002 (APPLICABLE TO V72 & V73 WITH WCS OR FPP)

FIGURE 3






FOR -003

(APPLICABLE TO V72 & V73 WITH NO OTHER OPTIONS)

FIGURE 4



CODE IDENT NO. **21101** 01A1541 K SH 15 OF 16 REV



varian data machines

CODE | O1A1541 | K |
IDENT NO. | SH 16 OF 16 REV

| ;;≥[₹₹' | | C NIVAC IS | A D | | ARTS L | | MFG. CODE ISSUE DATE VIROL CA TYPE COMM. CODE ST. PL DOC. NO. PL W 0101541 | EV. |
|---------|----------------------|---------------|-----|--------|----------------|----------|--|-------|
| IEMORY | MAP OPT | ION | | | | | CL U/M AC DOC RANGE THRU ISSUE PIC F | IEV. |
| IND NO. | QUANTITY REQUIRED | U/M | 20 | | RT OR IDENT. I | NO. | NOMENCLATURE OR DESCRIPTION | S P G |
| [11 | | | | W | *87844 | •14 | PL REV L, PIC REV K, RANGE 00 w 03 EIR RELEASED 10/24/79 | |
| \$ | 1 | EA | | W 4 | 400685 | -00 | PC ASSEMBLY - MEMORY MAP DM399 | A * |
| 2 | AR | IN | | 1 | | i i | WIRE, WIRE-WRAP, SOLID WHITE BOAMS | A # |
| 7 | 1 | EA | | W 8 | 600015 | -00 | LABEL, IDENTIFICATION | A × |
| 301 | | X | | 8 | W01163 | =00 | MARKING SPEC PART IDENTIFICATION | A * |
| *** | ****** | *** | ** | *** | | ! | ************************************** | *** |
| 3 | 3 | EA | 1 | | | i | CONNECTOR 50 CONTACT WITH DUT MTG EARS | AA |
| *** | **** | EA | | | 300014 | | CABLE ASSEMBLY 2 POSITION *********************************** | À ± |
| 3 | 3 | EA | | W 5 | 700272 | -03 | CONNECTOR 50 CONTACT WITH OUT HTG EARS | A ± |
| 4 | 1 | EA | ŀ | l | | | CABLE ASSEMBLY 2 POSITION | A |
| 5 | 1 | EA | | W 5 | 300873 | -60 | CABLE ASSEMBLY - DC OUTPUT | A * |
| *** | ***** | * | * | *** | ***** | *** | ************************************** | ** |
| 3 | 4 | EA | 1 | 1 | | i | CONNECTOR 50 CONTACT WITH OUT MTG EARS | A * |
| 5 | 1 | EA | | W 5 | 300873 | -60 | CABLE ASSEMBLY - DC OUTPUT | A * |
| 3 | 3 | EA | | W 5 | 700272 | -01 | ************************************** | *** |
| 5 | 1 | EA | | 1 | | 1 | CONNECTOR 50 CONTACT WITH OUT MTG EARS CABLE ASSEMBLY - DC OUTPUT | A * |
| 6 | | EA | | j . | | i | CABLE ASSEMBLY 2 POSITION | A ± |
| l | | | | | | | | |
| 1 | | | | | • | | | |
| | | | | | 1 | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | <u></u> | L | | | <u> </u> | | |
| | seu aze el | umite | ~ | int'en | . 46 | | SHEET 1 OF 1' ! | · • |

| SPERR | | | PARTS LIST | MFG CODE ISSUE DAIL CONTROL CA TYPE COMM CODE ST DOC NO SHELL PL |
|---------|----------------------|------------|---------------------------------|--|
| IIILE | or that of | 11420 13 2 | DIVISION OF SPERRY HAND CO | CL U/M AC DOC RANGE THRU ISSUE PIC |
| PC AS | SY - MEHI | JRY SE | MICOMOUCTUR | A EA 3 SIZE C |
| FIND NO | QUANTITY REQUIRED | U/M } | PART OR IDENT NO DOCUMENT NO DA | H NOMENCLATURE OR DESCRIPTION |
| Z11 | | | H=94457 - | 2 PL REV L, PIC REV C, HANGE OU - 05 EIR RELEASED 10/13/80 |
| 211 1 | | | FCW2806=011 | |
| 211 2 | | | FCW2832=0 2 | |
| Z11 3 | | | FCH2833=0 2 | |
| 21114 | | | FCW2834=0 2 | |
| 211 5 | i | | FCW2835-012 | |
| 210 | ! | | W=94421 - | |
| *** | ***** | | | ************************************** |
| 1 | 1! | E.A | W 4006748 | O PC BOARD SENICUNDUCTOR HEMORY (OM559) |
| | - 1 | | ноте | USE REV D |
| اد | 1 | EA | | U INTEGRATED CIRCUIT TTL 7474 * FF D DUAL |
| | i | | 1 | 1 1085, |
| 3 | 3! | FA | | U INTEGRATED CIRCUIT TILH 74H04 * GT HEX INVERT |
| | | | | 1 1C32=1C34, |
| 41 | 1 | EA | 1 | U INTEGRATED CIRCUIT TTL 7404 * GT HEX INVERT |
| | i | | 1 | 1 IC92, |
| 5! | 1 | EA | | O INTEGRATED CIRCUIT TIL 7400 * GT NAND 2IN |
| | | | | 1 1C79, |
| 6 | 3 | EA | 1 | INTEGRATED CIRCUIT DIGITAL TILS 74500 * GT NAHD 21N |
| 1 | | | 1 | 1 1047,1050,1068, |
| 7 | 5 | FA | | O INTEGRATED CIRCUIT, DIGITAL TIL 74161 CNTR 48T BIN |
| | | | 1 . | 1 1043,1044, |
| 81 | 10 | EA | 1 : | 1 INTEGRATED CIRCUIT, DIGITAL TIL 7438 QUAD ZIN NAND |
| | | | 1 1. | |
| 9 | 1 | EA | 1 | |
| - [| j | - | PEF DES | O INTEGRATED CIRCUIT TTL 7413 * GT NAND 4IN |

| SPERR | Y-\$-UNIVAC | | | PARTS LIS | | MFG CODE ISSUE DATE CONTROL CA TYPE COMM CODE ST DOC NO SHEET PL | REV | Τ |
|----------|----------------------|--------|-----|---------------------------------|------|--|-----|-----|
| TITLE | SPERRY UNI | VAC IS | A D | MSION OF SPERRY RAND CO | ORP. | CL III/M TAC | REV | + |
| PC AS | SY - HEHM | RY | SE | MICUNDUCTOR | | A EA 3 DOC RANGE THRU ISSUE PIL | C | |
| FIND NO | QUANTITY REQUIRED | U/M | 2 | PART OR IDENT NO DOCUMENT NO. D | ASH | NOMENCLATURE OR DESCRIPTION | SP | CHG |
| 10 | 2 | EA | | 5036524 - | 00 | INTEGRATED CIRCUIT DIGITAL TIL 3404 * FF LATCH 68T | 1 | T |
| 1 | | | | REF DES | . 1 | 104,105, | | * |
| 1 1 | 1 | EA | | 3008031 - | .00 | INTEGRATED CIRCUIT TIL 74122 * MVB RG1 M/C | I | |
| l 1. | | | | REF DES | 1 | IC80, | | * |
| 13 | 12 | EA | | 5036504 - | -00 | INTEGRATED CIRCUIT DIGITAL TILS 74804 * GT HEX INVERT | A | |
| 1 | | | | REF DES | 1 | 1047.5,1049,1052, 1057,1060,1064,1071, 1078,1081.5,1083, | | * |
| | | | | | 4 | 1089,1095, | | * |
| 14 | 2 | EA | | 5036506 - | .00 | INTEGRATED CIRCUIT TILS 74811 + GT AND 31h | A | * |
| ! | 1 | | | REF DES | 1 | 1074,1075, | | * |
| 15 | 1 | EA | | 5036518 - | 00 | INTEGRATED CIRCUIT TILS 74840 * GT NAND BUFF | 1 | |
| İ | | | | REF DES | 1 | 1059, | | * |
| 16 | 5 | ΕA | | 2899528 - | •00 | INTEGRATED CIRCUIT DIGITAL TTL 555 * TIMER | A | |
| 1 | | | | 1 | - 1 | TC81, IC87, IC90, IC93, IC96, | | * |
| 17 | 4 | E.A | | | - 1 | INTEGRATED CIRCUIT DIGITAL TILS 748175 * FF GUAD D | A | |
| | | | | | 1 | 1665,1666,1672,1673, | | * |
| 1 8 | 3 | EA | | 1 | - 1 | INTEGRATED CIRCUIT DIGITAL TILS 748153 * MUX 4 INPUT | A | |
| | _ | | | ! | | 1C35-1C37, | | * |
| 19 | 5 | EA | | ! | ı | INTEGRATED CIRCUIT TILS 74851 * GT ANI | A | |
| | | | | i | ı | IC18, IC19, | | * |
| 50! | 1 | EA | | · | 1 | INTEGRATED CIRCUIT DIGITAL TILS 748124 * OSC DUAL | A | |
| | | | | HEF DES | - [| | | * |
| 21 | ħ. | EA | | | i | INTEGRATED CIRCUIT-IC192 TILH 74H21 * GT AND 4IN | 1 | |
| 2.2 | | | | 1 | - 1 | 1053,1054,1061,1062, 1067,1069, | | * |
| 5.5 | 16 | EA | | | | INTEGRATED CIRCUIT TILLS 74LS51 * GT ADI | A | |
| 1 | | | | REF DES | ł | 101-103,107,109,1011, 1013,1015,1016,1017, 1021,1023,1025,1027, | | * |
| | | | | | 4 | IC40,IC42 | | * |
| UD1-1517 | REV. 2-75 | 740 | | | A | A | | |

| SPEITR | Y-V-UNIVAC | - | | PARTS LIST | DOC NO | SHELL PE REV |
|------------------------------|--------------------------------|----------|----------|------------------------|--|--------------------|
| *F | SPEARY UNI | VAC IS A | DIVISI | ON OF SPEHRY HAND CORP | | 00914 3 L |
| TITLE | SY = NEW() | DV S | L M T | COMPUCTOR | A EA 3 DOC RANGE | THRU ISSUE PIC REV |
| - Angele Marin Harris Resign | Properties of the south of the | | | PART OR IDENT NO | er anne i de esse entre e anne entre e entre entre e sa desente e ante en entre entre entre de significación d | |
| FIND NO | QUANTITY REQUIRED | U/M | <u>i</u> | DOCUMENT NO. DASI | NOMENCLATURE OR DESCRIPTION | P |
| 2.3 | 4 | EA | | 3013503 -0 | INTEGRATED CIRCUIT TILLS 74LS04 * GT HEX | INVERT A |
| 1 | | | | REF DES | 1029-1031,1041, | |
| 24 | 1 | EA | | 3013500 -0 | INTEGRATED CIRCUIT TILLS 74LS00 * GT NAN | U SIN Y |
| | | | | REF DES | 1086, | |
| 25 | 11 | EA | | 3013472 -0 | INTEGRATED CIRCUIT - IC208 TILS 748140 * GT DRV | 41N 1 |
| | | | | REF DES | 1048,1055,1050,1063, 1070,1076,1077,1082, 1084,108 | 8,1094, |
| 28 | 1 | EA | | 8000034 -1 | INTEGRATED CIRCUIT-1.5 AMP POSTTL D8340 VOLT R | EG 12V A |
| i | | | | REF DES | Q8, | |
| 30 | 1 | EA | W | 7600026 =0 | THANSISTOR PNP VCBO 60V 120MW | BETA40 A |
| | | | | REF DES | 07, | |
| 31 | 4 | EA | W | 7601046 -0 | TRANSISTOR RO97A CASE | A |
| | | | | REF DES | 01,02,09,010 | |
| 32 | 3 | EA | | 2899749 -0 | | BETASO A |
| | | | | REF DES | | |
| 331 | 1 | EA | м | | | |
| 1 | | - | | REF DESI | | |
| 34 | 2 | EA | W | 1 | BUARD STIFFENER | |
| 35 | | EA | " | Ļ | CAP VAR CER DIEL PL 250V 25 PF= | 5 PF A |
| - 7 | | | | i | | 5 PF A |
| T 4 | | | | REF DES | • | |
| 36 | 1 | EA | - | 1 | CAPACITOR, FIXED, HICA DIEL - 100 PF 5% 500VDC | A |
| i | | | | REF DES | | |
| 37 | 3 | EA | | i i | CAPACITOR, FIXED, MICA DIEL 200 PF 5% 500VDC | ^ |
| 1 | | | | REF DES | C105,C108,C109, | |
| 38 | 1 | F.A | * | 6901500 24 | CAPACITOR, FIXED, MICA DILL 240 PF 5% 500VDC | A |
| | | | | REF DES | C110. | |
| 39 | 1 | EA | W | 6901500 27 | CAPACITOR, FIXED, MICA DIEL 27 PF 5% 500VDC | A |
| UD1-1517 | REV. 2-75 | irea | | | A 1 | |

| | 17 | 5 | 1 | | | |
|----------------------|--|---|--|--|--|---|
| • | | | | The property of the property o | REV | T |
| | | | | | REV C | - |
| QUANTITY REQUIRED | U/M | 1 | PART OR IDENT NO | NOMENCLATURE OR DESCRIPTION | S | H |
| | 1- | 1 | | | ╁ | G |
| | | | i | | | * |
| 1 | EA | | | | A | |
| | | | ! | | | * |
| 80 | EA | | ; | | A | * |
| | | | REF DES | 1 01,02,026=073,078, 080,081,083=0104, 0106,0115,0120,0123, | | A |
| | | | į | 4 C133, | | * |
| 2 | EA | | W 7100004 1 | 1 CAPACITUR, FIXED, CERAMIC DIEL1.5 UF +80%, -20% | A | |
| i | | | REF DES | 1 C117,C131, | | * |
| 6 | EA | | W 7100200 1 | 7 CAPACITOR, FXD, TANTALUM DIEL 100 UF 10% 20V | A | |
| 1 | | | REF DES | 1 C116,C126=C130, | | * |
| 3 | FA | | W 7100200 4 | 6 CAPACITOR, FXD, TANTALUM DIEL 47 UF 10% 20V | A | |
| · | | | REF DES | 1 0119,0122,0132, | | * |
| 19 | EA | | W 7701017 - | O DIODE, 200MA | A | |
| 1 | | | REF DES | 1 CH1=CR4, CR6, CH7, CR9= CR16, CR18, CR19, | | * |
| 5 | EA | | 4915496 | SEMICONDUCTOR DEV, DIODE, ZENER 5,10V NOM 5% 400MW PWR DIS | A | |
| | | | REF DES | 1 CRB, CR17. | | * |
| 1 | EA | | W 7800164 - | 3 SHITCH, TOGGLE, ROCKER SPST ON NONE OFF 1A 40VDC | A | |
| | | | REF DES | 1 A1, | | * |
| 3 | EA | li | W 6502500 1 | 2 RES, FXD, COMPOSITION, 1/4W, 5% 1000 OHMS | A | |
| ľ L | | | . 1 | | | * |
| اج | EA | | 1 | | | |
| | | | ļ. | | 1 | |
| | FA | | : | | | |
| | ` ` | | ì | | | |
| 1 | E A | | 1 | | | |
| i | | | | | A | |
| i | | | REF DES | 1 1 1 1 1 | | * |
| _ | SPERRY UN Y - HEMC QUANTITY REQUIRED 80 | PARTITY U/M REQUIRED U/M 1 EA BO EA 3 FA 19 EA 1 EA 1 EA | SPERRY UNIVAC IS A DIV Y - MEMORY SEM QUANTITY REQUIRED U/M 1 | SPERRY UNIVAC IS A DIVISION OF SPERRY RAND CORE Y - HEMORY SEMICUNDUCTOR QUANTITY REQUIRED 1 | PARTIS LEST WINDOWS BEAD ADDRESSOR PERSONNERS AND ADDRESSOR PERSONNERS BEAD ADDRESS BEAD ADD | PARTIS LIST PARTIS LIST |

1001 1517 REV 2.75

| | Control of the second | 17 | 5 | • . | | | | | |
|---------|-----------------------|---------|-----|---------|-----------------|--------------|--|-----|-----------------|
| SPEITT | Y-VINIVA | C | | | PARTS L | ST | DOC NO | REV | \prod |
| TITLE | SPERRY UN | IVAC IS | A D | IVISION | OF SPERRY RAND | CORP. | J 11 10/13/80 W777 M A PL W 4400914 5 | L | $\perp \rfloor$ |
| PC ASS | SY - 11EHC | 1RY | SE | HIC | ONDUCTOR | d | A FA 3 DOC RANGE THRU | C | |
| FIND NO | QUANTITY REQUIRED | U/M | 3 | 4 | PART OR IDENT N | O DASH | NOMENCLATURE OR DESCRIPTION | Ş | CH |
| 5.3 | | EA | | V. | 6502500 | 750 | RES, FXD, COMPOSITION, 1/4W, 5% 75 OHMS | + | G |
| | | | | | REF DES | i | | ^ | |
| 54 | 1 | EA | | h | |) | RESISTOR, FIXED, WIRE WOUND 2W 5% 22 | | |
| | | -" | | | REF DES | | R128, | 1 | |
| 55 | 1 | EA | | W | | · - | CONN, PRINTED CIRCUIT, ELEC 9 PINS | | |
| | | | | | REF DES | ì | J1, | | |
| 56 | 1 | E A | | W | 4.5 |) | RESISTOR, ADJUL, CERAMIC-PLSTC5K | A | |
| | | | | | REF DES | ř | | | * |
| 57 | 64 | EA | | W | 7 | | RESISTOR, FIXED, COMPOSITION .12W 5% 33 | A | |
| i | | | | | | l | R29-R31,R33,R35,R37, R39,R41,R75+R122, R145+R152 | | * |
| 58 | 34 | EA | | М | | | RESISTOR, FIXED, COMPUSITION .12W 5% 47 | A | |
| | | 1 | | | | l | R44,R46,R48,R50,R52, R54,R56,R58,R60,R62, R64,R66,R68,R70,R72, | | * |
| | | | | | | | R74,R158=R175, | | * |
| 59 | z¦ | EA | | W | 6600042 | -03 | RESISTOR, FIXED, CUMPUSITION .12W 5% 200 | A | * |
| | 1 | | | | REF DES | . 1 | R20,R22, | | * |
| 60 | 4 | EA | | W | 6600042 | -04 | RESISTOR, FIXED, COMPOSITION .12W 5% 300 | A | |
| | i | | | | REF DES | 1 | R19,R21,R23,R143, | | * |
| 61 | 4 | EA | | W | 6600042 | -05 | RESISTOR, FIXED, COMPOSITION .12W 5% 1K | A | |
| | | | | | REF DES | 1 | R3,R125,R137,R141, | | * |
| 62 | s | EA | | W | 6600042 | -00 | RESISTOR, FIXED, COMPOSITION12W 5% 1.2K | A | |
| | | | | | REF DES | 1 | R24,R25, | | * |
| 63 | 3 | EA | | W | 6600042 | -07 | RESISTOR, FIXED, COMPOSITION .12W 5% 1.8K | A | |
| | | | | | REF DES | 1 | R13,R124,R136, | | * |
| 64 | 1 | EA | | H | 6600042 | = (18 | RESISTOR, FIXED, COMPUSITION: .12W 5% 2.0K | A | |
| | | | | | REF DES | 1 | R132, | | * |
| 65 | 1 | EA | | W | 6600045 | -09 | RESISTUR, FIXED, COMPOSITION .12% 5% 2.4K | A | |

| SPEIR? | Y-\$-UNIVA | C | | PARTS LIST | MEG CODE ISSUE DATE CONTROL CA TYPE COMM CODE ST DOC NO STILL PL | REV | T |
|---------|----------------------|---------|--------|---------------------------------------|--|-------|---------|
| TILE | SPERRY UN | IVAC IS | A DIVI | SION OF SPERRY RAND CORP | 0 4 10713700 4777 M | L | \perp |
| | SY - MEHO | IRY S | SFM | TOUNDUCTOR | A FA 3 C C RANGE THRU ISSUE PIC | C REY | ١, |
| FIND NO | QUANTITY REQUIRED | U/M | - | PART OR IDENT NO DOCUMENT NO DASE | NOMENCLATURE OR DESCRIPTION | | S |
| | | 1 | 1 | | us. | - | + |
| 66 | | EA | | i | RESTRANCE COMPOSTATION ATTIL EN A AN | | |
| | | | | REF DES! | RESISTOR, FIXED, COMPOSITION .12W 5% 3.6K | ' | ^ |
| 67 | 2 | ŁΑ | | ! | HESISTOR, FIXED, COMPOSITION .12W 5% 4.7K | | ۱ ٔ |
| | | | | REF DES | | | • |
| 68 | 30 | EA | | 1 | RESISTOR, FIXED, COMPOSITION .12W 5% 5.1K | | A |
| | | | | | R1,R2,R7,R11,R28,R32, R34,R36,R38,R40,R43, R45,R47,R49,R51,R53, | | |
| İ | , | | | · i | H55,R57,R59,R61,H63, R65,R67,R69,R71,R73, R129,R139,R140,R142, | | |
| 69 | . 1 | E A | | 1 | RESISTOR, FIXED, COMPOSITION .12M 5%' 5.6K | ` | A |
| 1 | | | | REF DES | | | - |
| 70 | 1 | EA | | H 6600042 -1 | RESISTOR, FIXED, COMPOSITION .12W 5% 20K | | A |
| i | | | | REF DES | R6, | | ١, |
| 71 | 3 | EA | | W 6600042 -1 | HESISTOR, FIXED, COMPOSITION .12W 5% 75K | | A |
| ! | | 1 | | REF DES | R8,R12,R17, | | - |
| 7 2 | 18 | EA | | 4916657 -00 | CAP FXD CER DIFL 50V +80 - 20% 100K PF | 1 | A |
| İ | | | | REF DES | C10,C11,C13-C24,C74- C77, | | |
| 7 3 | 1 | FA | | H 7001000 18 | CAPACITUR FXD METZD PLSTC DIEL.018 UF | 1 | A |
| į | | | | REF DES | C107, | | Į, |
| 75 | 15 | EA | | m 5800066 = v | TERMINAL, STUD .063 DIA .084 LG .062 HD THK | | A |
| | | | | REF DES | | | 1 |
| 76 | 1 | EA | | | FUSE LINK, THERMAL ZAMP | 1 | 4 |
| | | | | REF DES | | | ŀ |
| 77 | 1 | FA | | i | RES, FXD, COMPOSITION, 1/4W, 5% 6200 OHMS | 4 | A |
| | | | | · · · · · · · · · · · · · · · · · · · | R14, | | 1 |
| 78 | 1 | FA | | | THANSISTOR, NPN NPN VCBO 30V 500MM RETA50 | A | 4 |
| | | | | REF DES | 411, | | 1 |

| 1 | |
|--|--|
| SHEET PL F | REV |
| ISSUE PIC I | REV C |
| A Colored Training of the general wife | S |
| P | OA |
| • | |
| S | |
| | |
| N : | AS |
| | |
| | A |
| | A |
| |]], |
| | A |
| | 4 |
| N | A : |
| | A |
| • | A |
| **** | *** |
| | A |
| 500- | |
| 915, | 1 |
| TC1400+ | 1 |
| | , |
| | A : |
| | , |
| | A |
| **** | ** |
| | A |
| 500≠ | ' |
| | 3 ****** 3 5 0 0 = 3 1 5 1 4 0 0 = 3 ****** |

| | () 175 | | | | | | | | | |
|-------------|-------------|--------|-------|----|-----|-----------------|-------------|---|----------|-------|
| SPER | NIVIL 4-YS | | | | | PARTS L | | MFG CODE ISSUE DAIL CONTROL CA TYPE COMM CODE ST DOC NO SHL. PL J W 10/13/60 W777 M A PL W 4400914 8 | REV | |
| PC AS | | | | | | OF SPEARY HAND | COHP | CL U/M AC DOC RANGE THRU ISSUE PIC | REV C | |
| FIND NO | QUANTITY | | | 1 | | PART OR IDENT N | O | | | (|
| FIND NO | REQUIRED | | U/M | È | D | OCUMENT NO | DASH | NOMENCLATURE OR DESCRIPTION | P | Ğ |
| | | | | | | | 4 | 10515,10600-10615, 10700-10715,10800- 10815,10900-10915, | | * |
| | | | | | | | 7 | IC1000-IC1015, TC1100- IC1115, IC1200-IC1215, IC1300-IC1315, IC1400- | • | × |
| | | | i i | | | | 10 | IC1415,IC1500-IC1515, IC1600-IC1615,IC116, IC117,IC216,IC217, | | * |
| | | | | | | | 13 | 10316,10317,10416, 10417,10516,10517, 10616,10617,10716, | | * |
| | | | | | | | 16 | IC717, IC816, IC817, IC916, IC917, IC1016, IC1017, IC1116, IC1117, | , | * |
| | | | | | | | 19 | 101216,101217,101316, 101317,101416,101417, 101516,101517,101616, | , | * |
| | | | | | | | 55 | 101617, | | × |
| 41 | 279 | | ΕA | | | 6630012 | ! | CAPACITOR, FIXED, CERAMIC DIEL .010 UF,50VDC,+80%,-20% | | |
| | | | | | | REF DES | 1 | C3,C4,C7,C8,C9,C118, C112,C124,C125,C135- C404, | | |
| 74 | 288 | | EA | | H | | | IC SOCKET 16 PIN | | |
| *** | **** | | * * * | | | · | | 32K WITHOUT PARITY # VARIABLE DATA = 02************ | | |
| 29 | 128 | | EA | | W | | | INTEGRATED CIRCUIT, MEMORY MOS 4027 *RAM 4096X1 | | 1 |
| | | | • | | " | | i i | IC100=TC115,IC200= IC215,IC300=IC315, IC400=IC415,IC500= | 1 | |
| | | ! ! | | | | NET DEC | ! | IC515, IC600-IC615, IC700-IC715, IC800- IC815 | | * |
| 41 | 153 | | FA | | | 6630013 | | CAPACITOR, FIXED, CERAMIC DIEL .010 UF,50VDC,+80%,=20% | | - |
| | | | • ^ | | | REF DES | | • | ^ | 7 |
| 74 | 144 | | ΕA | | W | | | C3,C4,C7,C8,C9,C118, C121,C124,C125,C135+ C198,C255,C334 | ١. | 7 |
| | | | | | | | | TC SOCKET 16 PIN | ^ | |
| 7 7 7 7 7 7 | | * | *** | ** | *** | | | *32K WITH PARITY # VARIABLE DATA = 03*********** | ** | 1 |
| 29 | 144 | | FA | | ^ | | | INTEGRATED CIRCUIT, MEMORY MOS 4027 ** ** ** ** ** ** ** ** ** ** ** ** ** | A | |
| | | | | | | PEF DES | 1 | 1C100-1C115,1C200- 1C215,1C300-IC315, IC400-TC415,IC500- | | * |
| | | | | | | | 4 | 1C515,1C400=1C615, 1C700=1C715,1C800= IC815,TC116,IC117, | | * |
| | | | | | | | 7 | 10216,10217,10316, 10317,10416,10417, 10516,10517,10616, | | * |
| | | | | | | | 10 | 10617,10716,10717, 10816,10817, | | * |
| 41 | 153 | | EA | | | 6630012 | -05 | CAPACITUR, FIXED, CERAMIC DIFL .010 UF,50VDC,+80%,=20% | A | * |
| | | | | | | REF DES | 1 | C3,C4,C7,C8,C9,C118, C121,C124,C125,C135= C198,C255=C334 | | * |
| 74 | 144 | | EA | | W | 5800195 | ~1 0 | TC SOCKET 16 PIN | A | |
| 1101-1517 | REV. 2-75 | F*:"; | ٠, | L | L | | L | | | لـــا |

| | (| 17 | 5 | | | | | .* 4 |
|---------|----------------------|---------------------------------------|----------|---|----------|---|---------|-------------|
| SPER | Y | | A D | PARTS L | | MFG CODE ISSUE DAIL CONTROL CA TYPE COMM CODE ST DOC NO SHL TE RE | EV | - |
| PC AS | | · · · · · · · · · · · · · · · · · · · | | MTCONDUCTOR | | A FA 3 SIZE C RANGE THRU ISSUE PIC RE | | |
| FIND NO | QUANTITY REQUIRED | U/M | 1 | PART OR IDENT I | O DASH | NOMENCLATURE OR DESCRIPTION | \$ P | C H G |
| *** | ***** | *** | * | ***** | *** | *1oK WITHOUT PARITY # VARIABLE DATA = 04*********** | * * | |
| 29 | 64 | EA | | W 4900491 | -00 | INTEGRATED CIRCUIT, MEMORY MOS 4027 *RAM 4096X1 | A | |
| | | | | REF DES | 1 | IC100-IC115, IC200- IC215, IC300-IC315, IC400-IC415, | | * |
| 41 | A1 | EA | | 6630012 | -05 | CAPACITOR, FIXED, CERANIC DIEL .010 UF,50VDC,+80%,-20% | A | * |
| | | | | REF DES | 1 | C3,C4,C7,C8,C9,C118, C121,C124,C125,C135- C166,C255-C294, | | * |
| 74 | 72 | FA | | | ı | IC SOCKET 16 PIN | A | |
| **** | ***** | *** | ** | | i | 16K WITH PARITY . # VARTABLE DATA - USA********* | * 1 | 1 |
| 29 | 72 | FA | | ì | 1 | INTEGRATED CIRCUIT, MEMORY MOS 4027 *RAM 4096X1 | A | |
| | | | | REF DES | 1 | 1C100=1C115,1C200= 1C215,1C300=1C315, IC400=IC415,1C116, | | * |
| 41 | 81 | | | 6470010 | i | IC117, IC216, IC217, IC316, IC317, IC416, IC417, | | * |
| | | EA | | 1 | 1 | CAPACITOR, FIXED, CERAMIC DIEL .010 UF,50VDC,+80%,-20% | ^ | A |
| 74 | 72 | EA | | 1 | 1 | C3,C4,C7,C8,C9,C118, C121,C124,C125,C135= C166,C255=C294 | | * 4 |
| 1 | 1 | EA | | H 5800195 | -10 | TC SOCKET 16 PIN | A | |
| | | | | | ! | | | |
| | | | | | ! ! | | | |
| | | | | | İ | | | |
| | | | | | ! | | | |
| | | | | | | | | |
| | | | | Andrews | i | | | |
| | | | | name to the state of the state | ! | | ' | . |
| i | | | | | | | | |
| 1 ! | | | | | i | | | |
| | | | | | ! | | | |
| 1 | | | | | | | | |
| | | | | | i | | | |
| LL_ | 11_ | IINTER | <u> </u> | l | <u> </u> | | | Ш |

| 7171 E | SPERRY UN | IVAC IS A | | PARTS L | | J W 10/152 9 W777 M A PL DOWN 010109 |) i | • |
|----------|----------------------|-----------|---------|------------------------------|-------|---|------------------------------------|--------|
| "I'VO EX | PANDER (| PTIC |) M | | | CL U/M AC DOC A RANGE THRU | ISSUE PIC | D D |
| FIND NO | QUANTITY REQUIRED | · U/M | 2 | PART OR IDENT. DOCUMENT NO. | NO. | NOMENCLATURE OR DESCRIPTION | i kolomika sila kalenda Silana (me | S |
| 706 | ! | 1 | + | W+8747 | | PL REV F, PIC REV D, RANGE 00 - 03 EIR RELEASED | 10/15/79 | |
| *** | **** | *** | * * * * | ***** | | ********************* | ****** | |
| 1 | 1 | EA | | 440067 | -00 | PC ASSEMBLY - SERIES I/U EXPANDER | • | |
| 7 | . AR | IN | , | | | WIRE, STR, TWISTED PAIR, I.P.V.C.30 AND BLACK & GREEN | | |
| 8 | AR | EA | . 4 | 900000 | 7 -00 | PUTTING COMPOUND | | |
| F01 | ! | X | | | 4 | LUGIC DIAGRAM - SERIES I/O EXPANDER | | |
| \$01 | | X | | | | MARKING SPEC PART IDENTIFICATION | | |
| \$02 | | X | | | 1 | TEST SPECIFICATION I/O EXPANDER OFTION | | |
| \$03 | ; ! | x | | | 1 | HARDWARE PERFORMANCE SPEC SERIES I/O EXPANDER COM394 | 13 | |
| *** | ***** | *** | * * * * | **** | *** | *8EE TABULATION UN DRAWING * VARIABLE DATA * 00**** | | |
| 2 | 1 | EA | | | | CABLE ASSY, I/O EXPANDER | • | |
| *** | ***** | ** | * * * * | | | SEE TABULATION ON DRAWING # VARIABLE DATA = 01**** | ***** | |
| 3! | 1 | EA | | | 1 | CABLE ASSY, I/O EXPANDER | • | |
| *** | **** | *** | * # # # | | | *SEE TABULATION ON DRAWING # VARIABLE DATA = 02**** | *** | |
| 4 | 1 | EA | | | 1 | I/D EXPANDER OPTION CABLE | • | |
| 5 | 1 | EA | , | | | PC ASSEMBLY - TERM SHOE DM389 NORMAL I/O AND HIGH SPEED | DMA | |
| *** | ***** | *** | * * * * | F3036-0 | *** | *SEE TABULATION ON DRAWING * VARIABLE DATA = 03**** | *** | * |
| 4 | 1 | EA | V | | | I/O EXPANDER OPTION CABLE | | |
| 6 | 1 | EA | | | | TERMINATOR OPTION 1 TERMINATOR | | |
| | | | | | | | | ' |
| | į | | | | | | | |
| | ! | | | • | Î | | | |
| il | | | | | | | , | |
| | į | | | | | | | |
| | i i | | | | | | | İ |
| ! | i 1 | | | | 1 | | | |

REV DN SHE

2

REVISIONS

DESCRIPTION

PROTOTYPE RELEASE

A 1942 - PRODUCTION RELEASE

APPROVED DATE

NOTES: (UNLESS OTHERWISE SPECIFIED)

В

- 1. THIS DRAWING CONSISTS OF THE FOLLOWING SHEETS: 1.0, 2.0, 3.0, 4.0, 5.0, 6.0, 7.0
- 2. ALL RESISTOR VALUES ARE IN OHMS 1/4W ± 5%

TABLE OF CONTENTS

| DESCRIPTION | SHEET NO. |
|--|-----------|
| POWER AND GROUND DISTRIBUTION AND DECOUPLING | ਰ.੦ |
| CONNECTOR FUNCTION | 4.0 |
| I/O BUS TERMINATION & PRIORITY LOOKAHEAD LOGIC | 5.0 |
| RTC/PIM INTERRUPT | 6.0, 7.0 |

| REFERENCE D | ESIGNATIONS |
|-------------|-------------|
| LAST USED | NOT USED |
| RIB | |
| E19 | |
| C11 | |
| IC14 | |
| AS | |

| REFERENCE | DRAWINGS |
|-----------|------------|
| 4400718 | ASSEMBLY |
| 4480718 | PARTS LIST |
| 40D0580 | P.W. BOARD |
| 9700714 | ARTWORK |
| 9700915 | SOLDERMISK |
| | |

| OHK // for the | 8-8-74 9/27/74 | (4) | | ian data machines /a verien subsidiary michelen drive / Irvine / california / 5264 | |
|---|----------------------------|----------------|-----|---|-------|
| DEGN | | TITLE | | | |
| DIGR | 9/30/2 | | | - A A | |
| NTO Fritan | 1/20/14 | | | DIAGRAM | |
| APPO | | TERM | INA | ATOR SHOE, DM | 389-1 |
| THIS DOCUMENT HAY | CONTAIN | | | | |
| PROPRIETARY SIFOR | PAM HOOF | CODE IDENT NO. | | 1 | REV |
| NOT BE BISCLOSED T POR MINY PURPOSE OF TO PROBLICE THE AR | O OTHERS RUSED VICLE | 21101 | C | 9100491 | 1A |
| OF BUILDECT, WITHOU | IT WRIT- | SCALE | | SHEET (. C | 9 |

| D | | CONNECTOR PI | | | CONNECTOR PI | |
|-----|------------------|------------------------------|-------------------|------------------|-------------------|-------------------|
| | PIN | FUNCTION | SHEET | FIN | FUNCTION | SHEET |
| | | | 3.0 | | | |
| | 2 | gnd Eboo-I | 9.0 4.0 | 42 63 | | |
| | 3 | GND EB00-1 | 3.O | 64 | | |
| i | 4 | EBOI-I | 4.0 | 65 | | |
| | 5 | GND | 5.0 | 66 | | |
| | ý. | EB02-I | 4.0 | 67 | | |
| | 7 | GND | 3.0 | 68 | | |
| | 8 | EB03-I | 4.0 | 69 | | |
| - | 9 | GND | 3.0 | 70 | | |
| | 10 | E 5 04-T | 4.0 | 71 | | |
| | 1.0 | E505- I | 4.0 | 72 | | |
| | 12 | ebou-i | 4.0 | 73 | | |
| | 13 | EB07-I | 4.0 | 74 | | |
| | 14 | ebos- I | 4.0 | 75 | | |
| | 15 | 6507-I | 4.0 | 76 | D J | 3.0 |
| | 16 | EBIO-I | 4.0 | 77 | • | |
| | 17 | EBII-I | 4.0 | 78 | GND | 3.0 |
| 7 | 18 | EBIZ-I | 4.0 | 74 | | |
| C | 19 20 | EDIS-I | 4.0 | සං | | |
| | 21 | EB14-I EB15-I | 4.0 4.0 | 81 82 | | |
| , | 22 | GND | 3.0 | <i>9</i> 3 | | |
| | 23 | 3.40 | 7.0 | 84 | | |
| 6 | 24 | GND | 3.0 | 85 | | |
| - | 25 | | 3.0 | 86 | | |
| į | 26 | GND | 3.0 | 87 | | |
| ļ | 27 | FRYX-I | 4.0 | 25 | | |
| į | 28 | | | 27 | | |
| i | 2 9 | DRYX-I | 4.0 | 90 | TPIF-I | 5.0 |
| | 30 | GND | 3.0 | 71 | TPØF-I | 5.0 |
| | 31 | SERX-I | 4.0 | 92 | @ 11 D | 3.0 |
| | 32 | GND | 3.0 | 93 | BIMES-I | 5.0 |
| | 53 | TPIX-I | 4.0 | 94 95 | STMES-I | 5.0 |
|] | 34 35 | GND | 3.0 | 95 | 6×0 | 3.0 |
| | 35 3 6 | trøx-i gnd | 4.0 | 96 | N/U | 5.0 |
| | 37 | 9.70 | 3.0 | 97 9 8 | 1/U 1/U 1/U | 5.0 3.0 |
| | 38 | GND | 3.0 | 70 9 9 | 7/1 | 5.0 |
| 1 | 3 9 | | 5.0 | 100 | 622 622 | 3.0 |
| į | 40 | GND | 3.0 | 101 | N/U | 5.0 |
| _ | 41 | | 0.0 | 102 | SND | 30 |
| 8 | 42 | | | 103 | IUCF-I | 5.0 |
| 1 | 43 | SYRT-I | 4.0 | 104 | IUAF-I | 5.0 |
| j | 44 | TUAX-I | 4.0 | 105 | 0 70 | 3.0 |
| | 45 | IUCX-I | 4.0 | 106 | FRYF-I | 5.0 |
| | 46 | IURX-I | 4.0 | 107 | DRYE-I | 5.0 |
| | 47 | エロフメーエ | 4.0 | 108 | GND | 3.0 |
| | 48 | GND | 3.0 | 109 | IØKI-I | 5.0 |
| | 49 50 | | | 110 | IPK2-I | 5.0 |
| | | | 7.0 | 111 | GND | 3.0 |
| - 1 | 51 52 | GND | 3.0 | 112 | エクドラーエ | 5.0 |
| | 53 | GND | 3 .0 | 113 114 | IØK4-I GND | 5.0 3.0 |
| 1 | 54 | 9.00 | J. O | 114 | DAGS | 4.0 |
| - 1 | 54 55 | GND | 3. 0 | 115 116 | UNB 3 | 7.0 |
| Į | 56 | · · - | 3.0 | 117 | | |
| 1 | 57 | GND | 3. 0 | 118 | +57 | - 3.0 |
| ŀ | 58 | | J. - | 119 | 1 - 1 | |
| i | 59 | GND | 3.0 | 120 | | |
| 1 | 60 | | <u> </u> | 121 | +57 | 3.0 |
| l | 61 | | | 122 | GND | 3.0 |
| 1 | • | | | • | | |
| ا ۵ | | | | | | |

CONNECTOR FUNCTION

| 1 | CODE IDENT NO. | 8625 | DMB NO | MEY |
|---|----------------|------|-----------|-----|
| | 21101 | C | 9100491 | A |
| | SCALE | | SHEET Z.O | |

